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Abstract
Existing approaches to synthesize reactive systems from declarative specifications mostly rely on Binary Decision
Diagrams (BDDs), inheriting their scalability issues. We present novel algorithms for safety specifications that use
decision procedures for propositional formulas (SAT solvers), Quantified Boolean Formulas (QBF solvers), or Ef-
fectively Propositional Logic (EPR). Our algorithms are based on query learning, templates, reduction to EPR, QBF
certification, and interpolation. A parallelization combines multiple algorithms. Our optimizations expand quantifiers
and utilize unreachable states and variable independencies. Our approach outperforms a simple BDD-based tool and
is competitive with a highly optimized one. It won two medals in the SyntComp competition.
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1. Introduction
A common criticism of formal verification techniques such as model checking [1, 2] is that they are only applied
after the implementation is completed. Synthesis [3] is more ambitious: it constructs an implementation from a
declarative specification automatically. The specification may only express what the system shall do, but not how.
Hence, writing a specification can be significantly easier than implementing it. Another advantage is that synthesized
implementations are correct-by-construction, i.e., guaranteed to satisfy the specification from which they have been
constructed. Assuming that the specification expresses the design intent correctly and completely, this eliminates the
need for verification and debugging of the implementation. This effort reduction is illustrated in Figure 1.
Applications of synthesis. Synthesis is particularly well suited for rapid prototyping, where a working implemen-
tation needs to be available quickly. A synthesized prototype can later be exchanged by a (manual) implementation
that is more optimized. Another interesting application is program sketching [4, 5], where the programmer can leave
“holes” in the code. A synthesizing compiler then fills the holes such that a given specification is satisfied. This mix
of imperative and declarative programming is appealing because some aspects of the program may be easy to imple-
ment, while others may be easier to specify. In controller synthesis, a plant needs to be controlled such that some
specification is satisfied. Synthesizing such a controller is similar to program sketching in that a given part (the plant)
is combined with a synthesized part (the controller). Another related application is automatic program repair [6, 7],
where potentially faulty program parts (identified by some error localization algorithm) are replaced by synthesized
corrections. In all these applications, automatic synthesis contributes to keeping the manual development effort low.
Systems. This article is concerned with synthesis algorithms for reactive systems [8], which interact with their
environment in a synchronous way: in every time step, the environment provides input values and the system re-
sponds with output values. This is repeated ad infinitum, i.e., reactive systems conceptually never terminate. Thus,
reactive systems can directly model (synchronous) hardware designs, but also other non-terminating systems such as
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Figure 1: Reduction of the development effort due to synthesis
an operating system, a server implementing some protocol, etc. In contrast, transformational systems terminate after
processing their input. They are thus suited to model procedures of a software program, e.g., a sorting algorithm.
Specifications. We focus on synthesis of reactive systems from safety specifications, which express that certain
“bad things” never happen. This stands in contrast to liveness properties, which stipulate that certain “good things”
must happen eventually. Synthesis algorithms for safety specifications can be useful even for specifications that con-
tain liveness properties. First, bounded synthesis approaches [9, 10] can reduce synthesis from richer specifications,
such as Linear Temporal Logic (LTL) [11], to safety synthesis problems by setting a bound on the reaction time. For
instance, instead of requiring that some event happens eventually, one may require that it happens within at most k
steps. Clearly, a realization of the latter is also a realization of the former. By choosing k as low as possible (such
that a solution still exists), we may even get systems that react faster. A second reason why safety specifications are
important is that safety properties often make up the bulk of a specification and they can be handled in a compositional
manner: the safety synthesis problem can be solved before the other properties are handled [12].
Synthesis is a game. Model checking can be understood as (exhaustive) search for inputs under which a (model
of the) system violates its specification. That is, the inputs are the only source of non-determinism. Synthesis, on the
other hand, needs to handle two sources of non-determinism: the unknown inputs and the (yet) unknown system imple-
mentation. Synthesis can thus be seen as a game between two players: The environment player controls the inputs of
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the system to be synthesized. The system player controls
the outputs and attempts to satisfy the specification for every
environment behavior. The environment player has the role
of the antagonist, trying to violate the specification. The
game-based approach to synthesis computes a strategy for
the system player to win the game (i.e., to satisfy the specification) against every environment player. An implemen-
tation of such a winning strategy forms the solution. Computing a winning strategy involves dealing with alternating
quantifiers because for every input (or environment behavior) there must exist some output (or system behavior)
satisfying the specification. This stands in contrast to model checking, where existential quantification suffices.
Scalability. Synthesis is computationally hard. For safety specifications, the worst-case time complexity is expo-
nential [13, 14] in the size of the specification. For LTL, it is even doubly exponential [15]. Measures to improve the
performance in practice include limiting the expressiveness of the specification [16, 17], limiting the size of systems
to construct [18], and applying symbolic algorithms [19], which use formulas as a compact representation of state sets
instead of enumerating states explicitly. These formulas can in turn be represented using Binary Decision Diagrams
(BDDs) [20], a graph-based representation for propositional formulas. However, for certain structures, BDDs are
known to explode in size and thus scale insufficiently [20]. This is one reason why BDDs have largely been displaced
by SAT solvers in model checking. Yet, in reactive synthesis, BDDs are still the predominant symbolic reasoning en-
gine. This is witnessed by the fact that all submissions to the reactive synthesis competition SyntComp in 2014 [21]
and 2015 [22], except for our own, were BDD-based. One reason is that synthesis inherently deals with alternating
quantifiers (see above). BDDs provide universal and existential quantifier elimination to deal with that.
Contributions and Outline
To offer additional alternatives to BDDs in reactive synthesis, we present novel synthesis algorithms for safety
specifications using decision procedures for the satisfiability of propositional formulas (SAT solvers), Quantified
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Boolean Formulas (QBF solvers), or Effectively Propositional Logic (EPR), which is a subset of first-order logic. Our
algorithms exploit solver features such as incremental solving and unsatisfiable cores by design. Similar to existing
solutions, our approach consists of two steps: computing a strategy and building a circuit that implements this strategy.
Preliminaries. Before we present our algorithms, Chapter 2 introduces background and notation. It starts by
defining logics and decision procedures. Readers who are familiar with SAT and QBF can focus on Section 2.2.2.1
and 2.2.3.1 to understand our notation. In Section 2.4, we define the addressed synthesis problem and give a textbook
solution. Synthesis experts can focus on Definition 4. Finally, we introduce query learning [23] and Counterexample-
Guided Inductive Synthesis (CEGIS) [4] as algorithmic principles underlying many of our algorithms.
Strategy computation. Chapter 3 presents our algorithms and optimizations for computing a strategy to satisfy
the specification. Section 3.1 starts with a learning algorithm that uses a QBF solver. In Section 3.2, we modify this
algorithm to use a plain SAT solver while exploiting incremental solving and unsatisfiable cores. This turns out to
be significantly faster. Both these sections contain correctness proofs and discuss possible variations and an efficient
implementation. In Section 3.3, we reduce the number of iterations (and thereby the execution time) of the SAT solver
based solution by partially expanding quantifiers. Section 3.4 continues with optimizations that exploit unreachable
states based on concepts from the model checking algorithm IC3 [24]. Both optimizations give a speedup of more than
one order of magnitude each. In Section 3.5, we describe a completely different approach, which fixes the structure of
the solution using a template. We compute solutions either with a single call to a QBF solver or by calling a SAT solver
repeatedly using (an extension of) CEGIS [4]. Section 3.6 is similar in spirit but avoids the template by formulating
the problem in EPR. Since different algorithms perform well in different cases, we finally present a parallelization
that combines various methods and configurations in multiple threads while exchanging fine-grained information.
Circuit computation. Chapter 4 is devoted to computing an implementation in the form of a circuit from a given
strategy. The goal is to obtain small circuits efficiently. To this end, implementation freedom available in the strategy
needs to be exploited wisely. We present a number of satisfiability-based methods that not only work for safety
specifications but also for strategies to satisfy other objectives. For each method, we thus present the general solution
as well as an efficient realization for the special case of safety synthesis problems. We start with an approach based
on QBF certification [25] in Section 4.1. In Section 4.2, we use a QBF solver in a learning algorithm. This performs
better, especially when using incremental QBF solving. Section 4.3 adopts the interpolation-based approach by Jiang
et al. [26] and extends it with an optimization to exploit variable (in)dependencies. In Section 4.4, we combine the
approach by Jiang et al. [26] with query learning as a special interpolation procedure. This improves the speed and the
resulting circuit size by around two orders of magnitude. Finally, we present a parallelization that combines multiple
methods in different threads with the aim to inherit their strengths and to compensate their weaknesses.
Tool. We implemented our methods in an open-source tool named Demiurge. It supports the input format of the
reactive synthesis competition SyntComp [21] and won two medals in this competition. Demiurge is extendable and
highly configurable regarding solvers, methods and optimizations to use. We describe Demiurge in Section 5.1.
Experiments. In Chapter 5, we evaluate our approach on the SyntComp benchmarks. We compare our different
methods and evaluate the effect of optimizations. We also investigate the performance of different methods on different
classes of benchmarks. Our parallelization turns out to be faster than a BDD-based tool by one order of magnitude
and produces circuits that are smaller by two orders of magnitude. Our tool is even competitive with AbsSynthe [13],
a BDD-based tool that implements advanced concepts such as abstraction/refinement.
Conclusion. Since our approach is particularly superior for certain benchmark classes, we conclude that it forms
a valuable complement to existing approaches. Moreover, decision procedures for satisfiability are an active field of
research, and enormous scalability improvements are witnessed by various competitions over the years. Since our
algorithms use such decision procedures as a black box, they directly benefit from future developments in this field.
Relation to previous work. This is the manuscript of an article that has been submitted to the Journal of Computer
and System Sciences (JCSS). It is based on earlier work by the authors [27, 28], which has been extended with
additional optimizations and variations of algorithms, as well as a more elaborate experimental evaluation. This entire
work forms the basis of a dissertation [29].
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2. Preliminaries and Notation
We will use upper case letters for sets, lower case letters for set elements, and calligraphic fonts for tuples defining
more complex structures. We denote the Boolean domain by B = {true, false} and write iff for “if and only if”.
2.1. Logics
We will use various kinds of logics to solve synthesis problems. This section introduces these logics. Decision
procedures and reasoning engines for these logics will then be introduced in Section 2.2.
Variables and formulas. We will use lower case letters for variables and capital letters to denote formulas.
Recall that capital letters are also used to denote sets, but this is no coincidence since we will later use formulas
to represent sets (see Section 2.3). Vectors of variables will be written with an overline. For clarity, we will often
write the variables that occur freely in a formula in brackets. For instance, F(x) denotes a formula over the variables
x = (x1, x2, . . . , xn). If the variables are clear from the context, we will sometimes omit the brackets, i.e., write only F
instead of F(x). Furthermore, we will use the brackets to denote variable substitutions: if F(. . . , x, . . .) is a formula, we
denote by F(. . . , y, . . .) the same formula but with all occurrences of x replaced by y. With a slight abuse of notation,
we will also treat vectors of variables like sets if the order of the elements is irrelevant. For instance, x ∪ y denotes a
concatenation of two variable vectors, and x \ {xi} denotes the variable vector x but with element xi removed.
Operator precedence. Save for cases where too many brackets hamper readability, we will avoid ambiguities in
operator precedence. However, for the avoidance of doubt, will will use the following precedence order (from stronger
to weaker binding) for operators in formulas: ¬,∧,∨,→,↔,∀,∃.
2.1.1. Propositional Logic
All variables in propositional logic are Boolean, i.e., take values from B = {true, false}. We will use the Boolean
connectives ¬, ∧, ∨,→,↔, encoding negation, conjunction, disjunction, implication, and equivalence, respectively.
Conjunctive Normal Forms (CNFs). A literal is a Boolean variable or its negation. A clause is a disjunction of
literals. A cube is a conjunction of literals. We will sometimes treat clauses and cubes as sets of literals. For instance,
given that l is a literal and c1, c2 are clauses, we write l ∈ c1 to denote that l occurs as a disjunct in clause c1, and we
write c1 ⊆ c2 to denote that all literals of clause c1 also occur in clause c2. A propositional formula is in Conjunctive
Normal Form (CNF) if it is written as a conjunction of clauses. There are two reasons why CNF representations are
important. First, decision procedures for satisfiability usually require the input formula to be in CNF. Second, every
formula can be transformed into an equisatisfiable formula in CNF by introducing at most a linear amount of auxiliary
variables. This is called Tseitin transformation [30]. An improvement by exploiting the polarity (even or odd number
of negations) of subformulas to obtain smaller CNF encodings has been proposed by Plaisted and Greenbaum [31].
Variable assignments. We use cubes to describe (potentially partial) truth assignments to variables: unnegated
variables of the cube are set to true, negated ones are false. We use bold letters to denote cubes. For instance, x denotes
a cube over the variables x. An x-minterm is a cube that contains all variables of x either negated or unnegated (but
not both). Thus, minterms describe complete assignments to Boolean variables. We write x |= F(x) to denote that the
x-minterm x satisfies the formula F(x). Given a formula F(. . . , x, . . .) and an x-minterm x, we write F(. . . , x, . . .) to
denote the formula F but with all occurrences of the variables x replaced by their respective truth value defined by x.
Unsatisfiable cores. Let F be an unsatisfiable formula in CNF. A clause-level unsatisfiable core is a subset of the
clauses of F that is still unsatisfiable. While this definition is widely used, many applications require the minimization
of “interesting” constraints while the remaining constraints remain fixed. For such problems, Nadel [32] coined the
term high-level unsatisfiable core. To support such high-level unsatisfiable cores, we use the following definition. Let
x be a cube and let F(x, y) be a formula such that x∧ F is unsatisfiable. An unsatisfiable core of x with respect to F is
a subset x′ ⊆ x of the literals in x such that x′ ∧ F is still unsatisfiable. An unsatisfiable core x′ is minimal if no proper
subset x′′ of x′ makes x′′ ∧ F unsatisfiable. With this definition, high-level unsatisfiable cores can be computed by
adding conjuncts of the form xi → G(y) for xi ∈ x to F(x, y). This way, the constraint G(y) can be enabled or disabled
via the truth value of xi. Moreover, this notion of unsatisfiable cores is directly supported by many solver.
Interpolants. Let A(x, y) and B(x, z) be two propositional formulas such that A ∧ B is unsatisfiable, and y and z
are disjoint. A Craig interpolant [33] is a formula I(x) such that A→ I → ¬B. Intuitively, the interpolant is a formula
that is weaker than A, but still strong enough to make I ∧ B unsatisfiable. In addition to that, the interpolant references
only the variables x that occur both in A and in B.
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Cofactors. Let F(. . . , x, . . .) be a propositional formula. The positive cofactor of F regarding x is the formula
F(. . . , true, . . .), where all occurrences of x have been replaced by true. Analogously, the negative cofactor of F
regarding x is the formula F(. . . , false, . . .).
2.1.2. Quantified Boolean Formulas
Quantified Boolean Formulas (QBFs) [34] extend propositional logic with universal (denoted ∀) and existential
(denoted ∃) quantification of variables. The quantifiers have their expected semantics: Since propositional variables
can only be either true or false, ∃xi : F(. . . , xi, . . .) can be seen as a shorthand for F(. . . , true, . . .) ∨ F(. . . , false, . . .).
Likewise, ∀xi : F(. . . , xi, . . .) is short for F(. . . , true, . . .) ∧ F(. . . , false, . . .). Using these rules, a QBF can always be
transformed into a purely propositional formula. However, this usually causes a significant blow-up in formula size.
PCNFs. A QBF is in Prenex Conjunctive Normal Form (PCNF) if it is written in the form
Q1x1 : Q2x2 : . . .Qk xk : F(x1, x2, . . . , xk),
where Qi ∈ {∀,∃} and F is a propositional formula in CNF. In this formulation, we use Qixi as a shorthand
for Qixi,1 : . . .Qixi,n with xi = (xi,1, . . . , xi,n). We refer to Q1x1 : Q2x2 : . . .Qk xk as the quantifier prefix and call
F(x1, x2, . . . , xk) the matrix of the PCNF. We require every PCNF to be closed in the sense that all variables oc-
curring in the matrix must be quantified either existentially or universally. Hence, a QBF in PCNF can only be valid
(equivalent to true) or unsatisfiable (equivalent to false).
Skolem functions. Let ∃a1 :∀b1 : . . .∃ak :∀bk :∃c : Q1d1 : . . .Qldl : F(a1, b1, . . . , ak, bk, c, d1, . . . , dl) with Qi ∈
{∀,∃} be a QBF in PCNF that is valid. A Skolem function for the existentially quantified variables c is a function
f : 2|b1 | × . . . × 2|bk | → 2|c| that defines the values of the variables c based on the universally quantified variables
b1, . . . , bk occurring before c in the quantifier prefix such that
∃a1 :∀b1 : . . .∃ak :∀bk : Q1d1 : . . .Qldl : F(a1, b1, . . . , ak, bk, f (b1, . . . , bk), d1, . . . , dl)
is still valid. The function f can be seen as a certificate to show that values for the variables c making the QBF true
exist (for any values of the variables b1, . . . , bk). Note that f cannot depend on the variables d1, . . . , dl occurring after
c in the quantifier prefix, independent of whether some di is quantified universally or existentially.
Herbrand functions. A Herbrand function is the dual of a Skolem function for a QBF that is unsatisfiable. Let
∃a1 :∀b1 : . . .∃ak :∀bk :∀c : Q1d1 : . . .Qldl : F(a1, b1, . . . , ak, bk, c, d1, . . . , dl) be an unsatisfiable QBF. A Herbrand
function for the universally quantified variables c is a function f : 2|a1 | × . . . × 2|ak | → 2|c| that defines the values of
the variables c based on the existentially quantified variables a1, . . . , ak occurring before c in the quantifier prefix such
that ∃a1 :∀b1 : . . .∃ak :∀bk : Q1d1 : . . .Qldl : F(a1, b1, . . . , ak, bk, f (b1, . . . , bk), d1, . . . , dl) is still unsatisfiable.
Universal expansion. Let G = Q1x1 : . . .Qk xk :∀y :∃z : F(x1, . . . , xk, y, z) be a QBF in PCNF. The universal ex-
pansion [35] of variable y in G is the formula G′ = Q1x1 : . . .Qk xk :∃z, z′ : F(x1, . . . , xk, true, z)∧F(x1, . . . , xk, false, z′),
where z′ is a fresh copy of the variables z. This transformation is equivalence preserving [35]. In our formulation,
the universally quantified variable y to expand must only be followed by existential quantifications in the prefix. The
variables z may depend on y in G, i.e., may take different values for different truth values of y. Hence, they need to
be renamed in one copy of the matrix when turning the universal quantification into a conjunction. Note that G′ is in
PCNF again because the conjunction of two CNFs is again a CNF.
One-point rule. Let x be an x-minterm. We have that(
∀x : x→ F(x, y)
)
↔
(
F(x, y)
)
↔
(
∃x : x ∧ F(x, y)
)
(1)
holds true because, in all three formulations, F has to hold for a given y-assignment if and only if the variables x have
the specific truth values defined by x. A slightly more complicated instance of this rule can be formulated as follows.
Let T (z, x) be a formula that defines the variables x uniquely based on the values of some other variables z. Formally,
we assume that ∀z :∃x : T (z, x) and ∀z, x1, x2 :(T (z, x1) ∧ T (z, x2))→ (x1 = x2). We have that(
∀x : T (z, x)→ F(x, y)
)
↔
(
∃x : T (z, x) ∧ F(x, y)
)
(2)
holds true because for a given z-assignment z and a given y-assignment y, F needs to hold only for the x-assignment x
that is uniquely defined by T in both formulations. We will use these dualities in various proofs and transformations.
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2.1.3. First-Order Logic
First-Order Logic (FOL) [36] is a more expressive logic, which enables reasoning about elements from arbitrary
domains. Let D be a (potentially infinite) domain and let x = (x1, x2, . . . , xk) be variables ranging over this domain.
Furthermore, let y = (y1, y2, . . . , yl) be Boolean variables ranging over B, let f1, f2, . . . , fm be function symbols and let
p1, p2, . . . , pn be predicate symbols. Each function symbol and each predicate symbol has a certain arity, i.e., number
of arguments to which it can be applied. A term in first-order logic is either a domain variable xi (with 1 ≤ i ≤ k) or
a function application fi(t1, . . . , ta), where fi is a function symbol with arity a, and all ti (with 1 ≤ i ≤ a) are terms.
Intuitively, a term evaluates to an element of D. An atom is either a propositional variable yi (with 1 ≤ i ≤ l) or a
predicate application pi(t1, . . . , ta) where pi is a predicate symbol with arity a, and all ti (with 1 ≤ i ≤ a) are terms.
Thus, intuitively, an atom evaluates to a truth value from B. Finally, a First-Order Logic (FOL) formula is one of
a, ¬F1, F1 ∨ F2, F1 ∧ F2, F1 → F2, F1 ↔ F2, ∃xi : F1, or ∀xi : F1,
where F1 and F2 are First-Order Logic formulas themselves and a is an atom. The semantics of the Boolean connec-
tives and the quantifiers are as expected. A model of a FOL formula is a structure that satisfies the formula. It consists
of concrete values for all variables that are not explicitly quantified, as well as concrete realizations of all functions fi
and predicates pi. Similar to propositional logic, we refer to an atom or the negation of an atom as a first-order literal.
A first-order clause is a disjunction of first-order literals. A first-order CNF is a conjunction of first-order clauses. A
FOL formula is quantifier-free if it contains no occurrences of ∃ and ∀.
2.1.4. Effectively Propositional Logic
Effectively Propositional Logic (EPR) [37], also known as Bernays-Scho¨nfinkel class, is a subset of first-order
logic that contains formulas of the form ∃x :∀y : F, where x and y are disjoint vectors of variables ranging over
domain D, and F is a function-free first-order CNF. The formula F can contain predicates over x and y, though.
2.2. Decision Procedures and Reasoning Engines
In the following, we will discuss decision procedures and reasoning engines for the logics introduced in the
previous section from a user’s perspective.
2.2.1. Binary Decision Diagrams
Binary Decision Diagrams (BDDs) [20] are a graph-based representation for formulas in propositional logic. The
graphs are rooted and acyclic. There are two terminal nodes, which we denote by 0 and 1 . Non-terminal nodes are
labeled by a variable, have exactly two outgoing edges, and act as decisions: when traversing the graph from the root
node, depending on the truth value of the variable labelling a node, one of the outgoing edges is taken. If the terminal
node 0 is reached during such a traversal, then this means that the formula evaluates to false for this assignment. If
1 is reached, the formula evaluates to true. zf
x
y
0 1
tru
e
fa
ls
e
fa
ls
e
true
fa
lse
true
Example 1. A BDD for the formula f = (x∨y)∧¬z is shown on the right. The root
node, representing f , is marked with an incoming arrow. Non-terminal nodes are drawn
as circles. The solid outgoing edge is taken if the variable written in the node is true, the
dashed edge is taken if the variable written in the node is false. The two terminal nodes
are drawn as boxes. The graph can be read as follows: If z = true, the entire formula
f is false. Otherwise, x is considered. If x is true (and z = false), the formula is true.
Otherwise, y is considered. If y = true (and z = x = false), then f is true. If y = false
(and z = x = false), then f is false. 
Orderdness and Reducedness. BDDs are ordered in the sense that for all paths from the root to the terminal
nodes, decisions on the variables are always taken in the same order. We will refer to this order as the variable order
of the BDD. For instance, the variable order in Example 1 is z, x, y. Furthermore, BDDs are reduced in the sense that
redundant vertices (where the true- and the false-successor are the same node) and isomorphic subgraphs have been
eliminated. This reduction serves two purposes. First, it reduces the size of the BDDs. Second, for a fixed variable
order, it makes BDDs a canonical representation of a propositional formula.
Canonicity. A BDD is a canonical representation of a propositional formula in the sense that for a fixed variable
order, the same formula will always be represented by isomorphic graphs. This property makes equivalence checks
6
between propositional formulas simple: once the BDDs have been built, all that needs to be done is to compare the
graphs. In particular, a satisfiability check can be performed by comparing the BDD with that for false (which has
the terminal node 0 as its root). BDD libraries are usually implemented in such a way that multiple formulas are
represented by a single graph with several root nodes [38]. If two formulas are equivalent, they are represented by the
same graph node. This saves memory (because common subgraphs are stored only once) and allows for equivalence
checks between formulas in constant time: all that needs to be done is to check if the root nodes are identical.
Variable (re)ordering. In practice, the size of a BDD crucially depends on the variable ordering that is imposed.
For example, a certain sum-of-products formula [20] can be represented with a linear number of nodes in the best
ordering, and with an exponential number of nodes in the worst ordering. Unfortunately, it can be shown [39] that
the problem of computing a variable ordering that results in at most k times the BDD nodes of the optimal ordering is
NP-complete. That is, finding a good variable ordering is a computationally hard problem. As a consequence, BDD
libraries mostly rely on heuristics. Particularly important are dynamic reordering heuristics [40], which try to reduce
the BDD size automatically while constructing and manipulating BDDs. Additionally (or alternatively), the user of a
BDD library can also trigger reorderings with specified heuristics manually.
Variable reordering heuristics are certainly effective in improving the scalability of BDDs, especially in industrial
applications such as formal verification of hardware circuits [40]. However, there exist formulas for which no variable
ordering yields a small BDD. Even worse, such characteristics cannot only be observed on artificial examples, but also
on structures that occur frequently in industrial applications. For instance, for an n-bit multiplier, it can be shown [20]
that at least one of the output functions requires at least 2n/8 BDD nodes for any variable ordering. Together with the
recent progress in efficient SAT solving (see below), these scalability issues are among the reasons why BDDs are
increasingly displaced in applications like model checking.
Operations on BDDs. BDD libraries like CUDD [41] provide a rich set of operations. Besides the basic Boolean
connectives ¬, ∨, ∧, etc., they offer universal and existential quantification of variables. Hence, BDDs can also be
used to reason about Quantified Boolean Formulas (QBFs). Other useful operations are the computation of positive
and negative cofactors, as well as swapping of variables in the formula. Satisfying assignments can be computed by
traversing some path from the root to the terminal node 1 . BDD libraries often also provide combined operations
that can be computed more efficiently than performing the operations in isolation. One example of such a combined
operation is ∃x : F1(x, y)∧ F2(x, z), i.e., conjunction followed by existential quantification of some variables. Because
of this rich set of operations, it is often not difficult to realize symbolic algorithms (we will introduce this term in
Section 2.3) using BDDs as the underlying reasoning engine.
2.2.2. SAT solvers
A SAT solver decides whether a given propositional formula in CNF is satisfiable. This problem is NP-complete,
i.e., given solutions can be checked in polynomial time, but no polynomial algorithms to compute solutions are
known1. Despite this relatively high complexity2 there have been enormous scalability improvements over the last
decades. Today, modern SAT solvers can handle industrial problems with millions of variables and clauses [42].
Working principle. Modern SAT solvers [42] are based on the concept of Conflict-Driven Clause Learning
(CDCL), where partial assignments that falsify the formula are eliminated by adding a blocking clause to forbid the
partial assignment. The current assignment in the search is not just negated to obtain the clause. Instead, a conflict
graph is analyzed with the goal of eliminating irrelevant variables and thus learning smaller blocking clauses. This idea
is combined with aggressive (so-called non-chronological) backtracking to continue the search. This general principle
was introduced in 1996 with the SAT solvers GRASP [43]. Modern solvers still follow the same principle [42], but
extended with clever data structures for constraint propagation, heuristics to choose variable assignments, restarts of
the search, and other improvements. We refer to [44] for more details on these techniques.
SAT competition. One driving force for research in efficient SAT solving is the annual SAT competition [45], held
since 2002. It also defines a simple textual format for CNFs, which is called DIMACS [46] and supported by virtually
all SAT solvers. A comparison [45] of the best solvers from 2002 to 2011 shows that the number of benchmark
instances (of the 2009 benchmark set) solved within 1200 seconds increased from around 50 to more than 170 during
1Even more, if P,NP, which is widely believed but not proven, no polynomial algorithm exists.
2Well, in comparison to the complexities that have to be dealt with in synthesis it is actually not so high.
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this time span. Conversely, the maximum solving time for the 50 simplest benchmarks dropped from around 1100
seconds to around 10 seconds. The plot in [45] summarizing this data does not show any signs of saturation over the
years. Hence, further performance improvements can also be expected for the coming years. Our SAT solver based
synthesis methods will directly benefit from such improvements.
2.2.2.1. Solver Features and Notation.
In the algorithms presented in this article, we will denote a call to a SAT solver by sat := PropSat
(
F(x)
)
, where
F(x) is a propositional formula in CNF. The variable sat is assigned true if F(x) is satisfiable, and false otherwise.
Satisfying assignments. Modern SAT solvers do not only decide satisfiability, but can also compute a satisfying
assignment for the variables in the formula. We will write (sat, x, y, . . .) := PropSatModel
(
F(x, y, . . .)
)
to denote a
call to the solver where we also extract a satisfying assignment in the form of cubes x, y, . . . over the variables x, y, . . .
occurring in the formula F. The cubes may be incomplete if the value of the missing variables is irrelevant for F to
be true. The returned cubes are meaningless if sat is false.
Unsatisfiable cores. Another feature of modern SAT solvers is the efficient computation of unsatisfiable cores,
as defined in Section 2.1.1. Given that x ∧ F(x, y) is unsatisfiable, we will write x′ := PropUnsatCore(x, F(x, y))
to denote the extraction of an unsatisfiable core x′ ⊆ x such that x′ ∧ F(x, y) is still unsatisfiable. Natively, SAT
solvers usually compute unsatisfiable cores that are not necessarily minimal. However, a computed core can easily be
minimized by trying to drop literals of x′ one by one and checking if unsatisfiability is still preserved. We will denote
the computation of a minimal unsatisfiable core by x′ := PropMinUnsatCore
(
x, F(x, y)
)
. In our algorithms, we use
unsatisfiable core computations to generalize discovered facts. In our experience, good generalizations (in the form
of small cores) are usually more beneficial than fast ones. Thus, we will usually compute minimal unsatisfiable cores.
Interpolation. Given two CNFs A(x, y) and B(x, z) with A ∧ B = false, we denote the computation of a Craig
interpolant I(x) (such that A → I → ¬B; cf. Section 2.1.1) by I := Interpol(A, B). While SAT solvers usually cannot
compute interpolants natively, many of them can output unsatisfiability proofs. An interpolant can then be computed
from such an unsatisfiability proof for A ∧ B using different methods [47].
Incremental solving. Modern CDCL-based SAT solvers can solve sequences of similar CNF queries more effi-
ciently than by processing the queries in isolation. For instance, if clauses are only added but not removed between
satisfiability checks, all the clauses learned so far can be retained and do not have to be rediscovered again and again.
Removing clauses is more problematic. Certain learned clauses may become invalid and need to be removed as well.
Clause removals are supported by different solvers in different ways (or not at all). One wide-spread approach is to
provide an interface for pushing the current state of the solver onto a stack and restoring it later. A related feature
that is supported by many SAT solvers is assumption literals, which can be asserted temporarily. In the algorithms
presented in this article, we will mostly avoid removing clauses from incremental SAT sessions and use assumption
literals to enable or disable parts of a formula instead. In this context, will also refer to variables that are introduced
for the purpose of enabling or disabling formula parts as activation variables.
In general, we will present our synthesis algorithms in a non-incremental way and discuss the use of incremental
solving separately. This way, we do not have to introduce notation for adding clauses, resetting the state of a solver,
etc., which improves the readability of the algorithms.
2.2.3. QBF Solvers
A QBF solver decides whether a given Quantified Boolean Formula in PCNF is satisfiable. This problem is
PSPACE-complete [34], i.e., solving it requires a polynomial amount of memory. No NP-time algorithms are known3,
so from a complexity point of view, QBF problems are (likely to be) strictly harder than SAT problems.
Working principle. While most modern SAT solvers follow the concept of CDCL, the set of techniques applied
for QBF solving is more diverse. For instance, the solver DepQBF [48] uses a search-based algorithm (called QDPLL)
with conflict-driven clause learning (similar to CDCL SAT solvers) and solution-driven cube learning. The solver
Quantor [49] uses variable elimination in order to transform the problem into a purely propositional formula. The
solver RAReQS [50] follows the idea of counterexample-guided refinement of solution candidates, where plain SAT
3And it is widely believed, but not proven, that no such algorithms exist.
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solvers are used to compute solution candidates as well as to refute and refine them. None of these techniques is
clearly superior — different techniques appear to work well on different benchmarks.
Preprocessing. An important topic in QBF solving is preprocessing. A QBF preprocessor simplifies a QBF before
the actual solver is called. It is also possible that the preprocessor solves a QBF problem directly, or reduces it to a
propositional formula, for which a SAT solver can be used. Bloqqer [51] is an example of a modern QBF preprocessor
implementing many techniques. It has been shown to have a very positive impact on the performance of various
solvers [51]: when using Bloqqer, the QBF solvers DepQBF [48], Quantor [49], QuBE [52] and Nenofex [53] can
solve between 20 % and 40 % more benchmarks (of the benchmark set from the QBFEVAL 2010 competition within
900 seconds). The median execution time decreases by up to a factor of 50 (achieved for QuBE) due to Bloqqer [51].
Competitions. Similar to SAT solving, there are also competitions in QBF solving (QBFEVAL and the QBF
Gallery) with the aim of collecting benchmarks as well as assessing and advancing the state of the art in QBF research
and tool development. The input format for these competitions is called QDIMACS, and is essentially just an extension
of the DIMACS format with a quantifier prefix. While the QBF competitions definitely witness solid progress in
scalability over the years, it seems that QBF has not yet reached the maturity of SAT, especially when it comes to
industrial applications such as formal verification, where the scalability is often insufficient [54]. However, because
QBF is a much younger research field than SAT, future scalability improvements may be even more significant. The
QBF-based synthesis algorithms presented in this article would directly benefit from such developments.
2.2.3.1. Solver Features and Notation.
Similar to our notation for SAT solvers, we will write sat := QbfSat
(
Q1x : Q2y : . . . F(x, y, . . .)
)
to denote a call to
a QBF solver, where F is a propositional formula in CNF, and Qi ∈ {∃,∀}. As before, sat will be assigned true if the
QBF is satisfiable and false otherwise.
Satisfying assignments. Many existing QBF solvers cannot only decide the satisfiability of formulas, but also
compute satisfying assignments for variables that are quantified existentially on the outermost level. We will write
(sat, a,b . . .) := QbfSatModel
(∃a :∃b : . . .Q1x : Q2y : . . . F(a, b, . . . , x, y, . . .)) to denote the extraction of such a satis-
fying assignment in the form of cubes a,b, . . . over the variable vectors a, b, . . . quantified existentially on the outside.
In general, satisfying assignments cannot be extracted when applying QBF preprocessing, because preprocessing
techniques are often not model preserving. However, recently, an extension of the popular QBF preprocessors Blo-
qqer to preserve satisfying assignments has been proposed [55]. This extension enables using QBF preprocessing in
synthesis algorithms that require satisfying assignments.
Unsatisfiable cores. Certain QBF solvers, such as DepQBF [56], can compute unsatisfiable cores natively. How-
ever, this feature cannot be used with preprocessing straightforwardly. Furthermore, we did not encounter significant
performance improvements in our experiments compared to minimizing the core in an explicit loop. Hence, we do
not introduce notation for unsatisfiable QBF cores and use explicit minimization loops in our algorithms instead.
Incremental solving. Comprehensive approaches for incremental QBF solving have only been proposed re-
cently [56]. However, incremental solving cannot yet be used in combination with QBF preprocessing, because
existing preprocessors are inherently non-incremental. We experimented with incremental solving in our synthesis al-
gorithms. For many cases, preprocessing turned out to more beneficial than incremental solving. We will thus refrain
from introducing notation for incremental QBF solving, and discuss possibilities for incremental solving separately.
2.2.4. First-Order Theorem Provers
First-order logic is undecidable [36], that is, an algorithm to decide the satisfiability (or validity) of every possible
first-order logic formula cannot exist. Yet, incomplete algorithms and tools do exist, and they perform well on many
practical problems. Similar to SAT and QBF, there is also a competition for automatic theorem provers to solve
problems in first-order logic and subsets thereof. It is called CASC [57] and exists since 1996. Benchmarks for the
competition are taken from the TPTP library [58], which defines a common format for first-order logic problems.
In this work, we are particularly interested in the subset called Effectively Propositional Logic (EPR). In contrast
to full first-order logic, EPR is actually decidable [37] (the problem is NEXPTIME-complete). The CASC compe-
tition also features a track for EPR. From 2008 to 2014, this track was always won by iProver [59]. iProver is an
instantiation-based solver and can thus not only decide the satisfiability of EPR formulas, but also compute models in
form of concrete realizations for the predicates. This feature makes iProver particularly suitable for synthesis.
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2.3. Symbolic Encoding and Symbolic Computations
Formal methods for verification or synthesis must be able to deal with large sets of states or large sets of possible
inputs efficiently. Symbolic encoding [36, page 383] is a way to represent large sets of elements compactly using
formulas. Set elements are represented by assignments to variables. Formulas over these variables characterize
which elements are contained in a set: if the formula evaluates to true for a particular variable assignment, then the
corresponding element is part of the set, otherwise not. Such a formula is called the characteristic formula of the set.
Example 2. Consider the set A of all integers from 0 to 65535. We can use 16 Boolean variables x = (x0, . . . , x15)
to encode subsets of A symbolically. The variables represent the bits of the binary encoding of a number, with x0
being the least significant bit. An explicit representation of the set A0 = {0, 2, 4, . . . , 65534} of all even numbers
would have to enumerate 32768 elements. In a symbolic representation, the set of even numbers can be represented
by the propositional formula F0(x) = ¬x0, requiring that the least significant bit is false and all other bits are arbitrary.
The set A1 = {49152, 49153, . . . , 65535} of all numbers greater or equal to 49152 can be represented symbolically
using the formula F1(x) = x15 ∧ x14, stating that the two most significant bits must be set. 
Characteristic formulas cannot only be used to represent sets. We can also perform set operations directly on the
formulas. A set union A0 ∪ A1 can be realized as disjunction of the corresponding characteristic formulas F0 and F1,
intersection corresponds to conjunction, and a complement to the negation of the characteristic formula. The formula
false represents the empty set, the formula true represents the set of all elements in the domain.
Example 3. Continuing Example 2, the set A0 ∩ A1 of even numbers greater or equal to 49152 can be computed
symbolically as F0(x) ∧ F1(x) = ¬x0 ∧ x15 ∧ x14. The set A1 \ A0 of odd numbers greater or equal to 49152 can be
computed symbolically as F1(x) ∧ ¬F0(x) = x15 ∧ x14 ∧ x0. 
In this article, we will often handle sets and their symbolic representations interchangeably. For instance, we may
say “the set of states F(x)” although F is a formula over state variables x, representing the set symbolically.
2.4. Reactive Synthesis from Safety Specifications
This section defines the reactive synthesis problem from safety specifications and the relevant concepts from game
theory. We also present a standard textbook solution. It will serve as baseline for our satisfiability-based methods.
2.4.1. Safety Specifications
combinational
circuit flip-
flops
clock
x' x
i error
?
Specification
x
x
c
Figure 2: Circuit representation of a safety specification.
A safety specification expresses that certain
“bad things” never happen in a system. We fol-
low the framework of the SyntComp [21] syn-
thesis competition, which defines safety spec-
ification benchmarks as hardware circuits in
AIGER format, as illustrated in Figure 2. The
circuits have uncontrollable inputs i, control-
lable inputs c, flip-flops to store a number of
state bits x, and one output “error” signaling
specification violations. The corresponding synthesis problem is to construct a circuit that defines the controllable
inputs c based on the uncontrollable inputs i and the state x in such a way that the error output can never become
true. This unknown circuit to be constructed is denoted with a question mark in Figure 2. We will also refer to the
controllable inputs as control signals to emphasize that these signals are not intended to be inputs of the final system.
The specification illustrated in Figure 2 can be seen as a runtime monitor, declaratively encoding the design intent
for the system to be synthesized. Another view is that the specification is a plant which needs to be controlled, or a
sketch of a hardware circuit where the implementation for certain signals is still missing. Hence, this format flexibly
fits various applications of synthesis. Formally, we define a safety specification as follows.
Definition 4 (Safety Specification). A safety specification is a tuple S = (x, i, c, I,T, P), where
• x is a vector of Boolean state variables,
• i is a vector of uncontrollable, Boolean input variables,
• c is a vector of controllable, Boolean input variables,
• I(x) is an initial condition, expressed as a propositional formula over the state variables,
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• T (x, i, c, x′) is a transition relation, expressed as a propositional formula over the variables x, i, c, and x′, where
x′ denotes the next-state copy of x,
• the transition relation T (x, i, c, x′) is complete in the sense that ∀x, i, c :∃x′ : T (x, i, c, x′),
• T is deterministic, meaning that ∀x, i, c, x′1, x′2 :
(
T (x, i, c, x′1) ∧ T (x, i, c, x′2)
)→ (x′1 = x′2), and
• P(x) is a propositional formula representing the set of safe states in S.
A state of S is an assignment to all state variables x. We represent such assignments (and thus states ) as x-minterms
x. In the spirit of symbolic encoding as introduced Section 2.3, a formula F(x) over the state variables x represents the
set of all states x for which x |= F(x) holds. In this way, the formula I(x) defines a set of initial states, and P(x) defines
the safe states. Similarly, the formula T defines allowed state transitions: a transition from the current state x to the
next state x′ is allowed with input i and c iff x∧i∧c∧x′ |= T (x, i, c, x′). Definition 4 requires that the transition relation
T is both deterministic and complete. That is, for any state x and input i, c, the next state x′ is uniquely defined.
2.4.2. Safety Games
A specification S = (x, i, c, I,T, P) can be seen as a game between two players: the environment and the system
we wish to synthesize. Depending on the context, we will thus refer to S either as a specification or as a game.
Plays. The game starts in one of the initial states (chosen by the environment), and is played in rounds. In
every round j, the environment first chooses an assignment i j to the uncontrollable inputs i. Next, the system picks
an assignment c j to the controllable inputs c. The transition relation T then computes the next state x j+1. This is
repeated indefinitely. The resulting sequence x0, x1 . . . of states is called a play. Formally, we have that x0 |= I(x) and
x j ∧ x′j+1 ∧ T (x, i, c, x′) is satisfiable (with some i j and c j chosen by the players) for all j ≥ 0. A play x0, x1 . . . is won
by the system and lost by the environment if ∀ j : x j |= P(x), i.e., if only safe states are visited. Otherwise, the play is
lost by the system and won by the environment.
Preimages. Let F(x) be a formula representing a certain set of states. The mixed preimage Forces1
(
F(x)
)
=
∀i :∃c, x′ : T (x, i, c, x′)∧ F(x′) represents all states from which the system can enforce that some state of F is reached
in exactly one step. Analogously, Forcee1
(
F(x)
)
= ∃i :∀c :∃x′ : T (x, i, c, x′) ∧ F(x′) gives all states from which the
environment can enforce that F is visited in one step. We also define the cooperative preimage Reach1
(
F(x)
)
=
∃i, c, x′ : T (x, i, c, x′) ∧ F(x′) denoting the set of all states from which F can be reached cooperatively by the two
players. The following dualities can easily be shown:
• ¬Forces1(F) = Forcee1(¬F) holds because, intuitively, the states from which the system cannot enforce that F is
reached must be the states from which the environment can enforce that ¬F is reached.
• ¬Forcee1(F) = Forces1(¬F) holds because, dually, the states from which the environment cannot enforce that F
is reached must be the states from which the system can enforce that ¬F is reached.
Furthermore, we have that Reach1(F1) ∨ Reach1(F2) = Reach1(F1 ∨ F2). Yet, the following equivalence does not
hold in general: Forces1(F1) ∨ Forces1(F2) = Forces1(F1 ∨ F2). The reason is that there may be states from which the
environment controls whether F1 or F2 is visited next, and the system can only ensure that one of the two regions is
reached. Such states falsify Forces1(F1∨F2)→ Forces1(F1)∨Forces1(F2). This difference in compositionality between
Reach1 and Forces1 explains why some ideas from verification cannot be ported to synthesis straightforwardly.
Strategies. We focus on memoryless strategies because these strategies are sufficient4 for safety games [60]. A
(memoryless) strategy for the system player in the game S is a formula S (x, i, c, x′) that specializes T in the sense that
• S (x, i, c, x′)→ T (x, i, c, x′) and
• ∀x, i :∃c, x′ : S (x, i, c, x′).
The first bullet requires that the strategy may only allow state transitions that are also allowed by the transition relation.
The second bullet requires the strategy to be complete with respect to the current state and uncontrollable input: for
every state x and input i, the strategy must contain some way to choose c (and some next state, but the next state
is uniquely defined by T already). For a particular situation, the strategy can allow many possibilities to choose c,
though. A strategy for the system is winning if all plays that can be constructed by following S instead of T are won
by the system. The winning region W(x) is the set of all states from which a winning strategy exists. That is, if the play
would start in some arbitrary state of the winning region, the system player would have a strategy to win the game.
4“Sufficient” means: If a strategy to win a given safety game exists, then there also exists a memoryless strategy to win the safety game.
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Algorithm 1 SafeWin: Computes a win-
ning region in a safety game.
1: procedure SafeWin
(
(x, i, c, I,T, P)
)
,
returns: The winning region or false
2: F := P
3: while F changes do
4: F := F ∧ Forces1(F)
5: if I 9 F then
6: return false
7: return F
Algorithm 2 CofSynt: A cofactor-based algorithm for computing an
implementation of a strategy.
1: procedure CofSynt
(
S (x, i, c, x′)
)
, returns: f1, . . . , fn : 2x × 2i → B
2: for c j ∈ c do
3: C1(x, i) := ∃x′, c : S (x, i, (c0, . . . , c j−1, true, c j+1, . . . , cn), x′)
4: C0(x, i) := ∃x′, c : S (x, i, (c0, . . . , c j−1, false, c j+1, . . . , cn), x′)
5: C(x, i) := ¬C1(x, i) ∨ ¬C0(x, i)
6: F j(x, i) := simplify(C1,C)
7: S (x, i, c, x′) := S (x, i, c, x′) ∧ (c j ↔ F j(x, i))
8: return F1, . . . , Fn
System implementations. A system implementation is a function f : 2x × 2i → 2c to uniquely define the control
signals c based on the current state and the uncontrollable inputs i. A system implementation f implements a strategy S
if ∀x, i :∃x′ : S (x, i, f (x, i), x′), that is, if for every state x and input i, the control value c = f (x, i) computed by f is al-
lowed by the strategy S . A system implementation f realizes a safety specification S = (x, i, c, I(x),T (x, i, c, x′), P(x))
if all plays of S′ = (x, i, ∅, I(x),T (x, i, f (x, i), x′), P(x)) are won by the system player, i.e., visit only safe states. Here,
S′ is a simplified version of the game S where the moves of the system player are defined by f , i.e., the system has
no choices left. A safety specification is realizable if a system implementation that realizes it exists. Given a winning
strategy S for a safety specification S, every implementation f of the winning strategy S realizes the specification S.
This follows from the definition of the winning strategy. Hence, a system implementation for a safety specification S
can be constructed by computing a winning strategy S for S and then computing an implementation f of S .
2.4.3. Synthesis Algorithms for Safety Specifications
Given an explicit representation of the safety specification S as a game graph (with vertices representing states
and edges representing state transition) the problem of deciding the realizability of a safety specification is solvable
in linear time [60]. When starting from our symbolic representation S, the problem is EXP-time complete [14].
A synthesis algorithm for safety specifications takes as input a safety specification S and computes a system
implementation realizing this specification if such an implementation exists. If no such implementation exists, the
algorithm reports unrealizability. Wolfgang Thomas [60] sketches the standard textbook algorithm for solving this
problem. It proceeds in two steps. First, a winning strategy is computed. Second, the winning strategy is implemented
in a circuit. This process is elaborated in the following two subsections.
2.4.4. Computing a Winning Strategy
The computation of a winning strategy S (x, i, c, x′) for the game S= (x, i, c, I(x),T (x, i, c, x′), P(x)) is achieved by
computing the winning region W(x) of the game S using the procedure SafeWin, shown in Algorithm 1. The winning
region W is built up in the variable F. Initially, F represents the set of all safe states P. Line 4 retains only those states
of F from which the system player can enforce that the play stays in a state of F also in the next step. This operation
is repeated as long as the state set F changes. If the set of initial states I is not contained in F any more, the procedure
aborts, returning false to signal unrealizability of the specification. Otherwise, the final version of F is returned as the
winning region. All operations that are performed in this algorithm can easily be realized using BDDs.
If the specification is realizable, i.e., SafeWin did not return false, a winning strategy S is computed from the
winning region W. For safety specifications, S can be defined as S (x, i, c, x′) = T (x, i, c, x′) ∧ (W(x) → W(x′)).
That is, the transition relation must always be respected. Furthermore, if the current state is in the winning region,
then the next state must be contained in the winning region as well. This strategy will enforce the specification
because I → W, i.e., all initial states are contained in the winning region (otherwise SafeWin would have signaled
unrealizability). When starting from a state of the winning region, the strategy ensures that the next state will be in
the winning region again. Finally, the winning region W can only contain safe states, i.e., W → P. Hence, only safe
states can be visited when following the strategy.
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2.4.5. Computing a System Implementation from a Winning Strategy
The second step is to compute a system implementation that implements the strategy, and to realize this imple-
mentation in form of a circuit. This can be done by computing a Skolem function for the variables c in the formula
∀x, i :∃c, x′ : S (x, i, c, x′), i.e., a function f : 2x × 2i → 2c such that ∀x, i :∃x′ : S (x, i, f (x, i), x′) holds. Usually, we
prefer simple functions that can be implemented in small circuits. A survey of existing methods to solve this problem
can be found in the work by Ehlers et al. [61]. One widely used method is presented in the following.
The cofactor-based method. The cofactor-based method presented by Bloem et al. [16] can be considered as
the “standard method” for computing an implementation from a strategy. It is outlined in Algorithm 2. The input
is a strategy S , the output is a set of functions f1, . . . , fn : 2x × 2i → B, each one defining one control signal of
c = (c1, . . . , cn). Together, these functions define f : 2x×2i → 2c. CofSynt computes one f j after the other. In Line 3,
a formula C1(x, i) is constructed. It represents the set of all valuations of x and i in which c j = true is allowed by the
strategy. It is computed as the positive cofactor of S with respect to c j, while all signals that are currently not relevant
are quantified existentially. Similarly, Line 4 computes all situations where c j = false is allowed by the strategy.
Our definition of a strategy implies that C1(x, i) ∨ C0(x, i) = true, i.e., one of the two values is always allowed (but
sometimes both are allowed). Next, Line 5 computes the care set C, i.e., the set of all situations in which the output
matters. Outside of this care set, the value of c j can be set arbitrarily. Line 6 uses this information to simplify C1: The
procedure simplify returns some F j which is equal to C1 wherever C is true, and arbitrary where C is false. When
using BDDs as reasoning engine, this simplification can be implemented with the operation Restrict [62]. However,
this is an optional optimization to obtain smaller circuits. Setting F j = C1 would work as well. Finally, Line 7 refines
the strategy S with the computed implementation for the control signal c j. This step is necessary because some control
signals may depend on others, so fixing the implementation of one control signal may restrict other control signals.
C0(x,i)
C1(x,i) ¬C(x,i)
2|x∪i| Fj(x,i)
Figure 3: Working principle of CofSynt.
Illustration. Figure 3 illustrates one iteration of the CofSynt pro-
cedure graphically. The box represents the set of all possible assign-
ments to the variables x and i. The region C1 contains all situations
where c j = true is allowed. Similarly, C0 contains all situations where
c j = false is allowed. The overlap of the two regions is colored in dark
gray. Hence, the dark gray region is the set of situations where both
c j = true and c j = false is allowed. It corresponds to the negation ¬C
of the care set C. Note that each point in the box is either contained
in C1 or in C0 (or in both). The function F j defining c j is shown in blue. Outside of the dark gray don’t-care area
¬C it matches C1 precisely. In the don’t-care area it can be different, though. These properties are enforced by the
procedure simplify, called in Line 6 of CofSynt. Exploiting the freedom in the don’t-care region can result in simpler
formulas and thus in smaller circuits. In Figure 3, this is indicated by F j being much more regular than C1.
Computing circuits. In order to obtain an implementation f in form of a hardware circuit, the individual functions
f j, defined as formulas F j, need to be transformed into a network of gates. In principle, this is not difficult: each F j is
a propositional formula (if quantifiers are left, they can be expanded) and the structure of the formula can directly be
translated into gates. If BDDs are used, each BDD node can be translated into a multiplexer.
2.5. Learning by Queries
In this section, we discuss concepts for learning propositional formulas based on queries, as introduced by An-
gluin [23]. We refer to Crama and Hammer [63, Chapter 7] for a more elaborate discussion.
2.5.1. Basic Concept
x  G?
yes/no
F=G?
yes/no+xStudent Teacher
Figure 4: Student and teacher in query learning.
The goal of query learning is to compute a small representation F of
a propositional formula G(x) over a given set x of Boolean variables. As
illustrated in Figure 4, this is achieved by two parties in interaction: the
student (or learner) and the teacher (or oracle). The student can ask two
kinds of questions:
• A subset query asks if a given (potentially incomplete) cube x is
fully contained in G(x), i.e., if the implication x → G holds. The
answer to this question is either yes or no. In algorithms, we will denote such queries by SUB(x,G).
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Algorithm 3 DnfLearn: A DNF learning algorithm.
1: procedure DnfLearn(G(x)),
returns: A DNF representation F(x) of G(x)
2: F := false
3: while EQ(F,G) returns a counterexample x do
4: xg := x
5: for each literal l in x do
6: if SUB(xg \ {l},G) then
7: xg := xg \ {l}
8: F := F ∨ xg
9: return F
Algorithm 4 CnfLearn: A CNF learning algorithm.
1: procedure CnfLearn(G(x)),
returns: A CNF representation F(x) of G(x)
2: F := true
3: while EQ(F,G) returns a counterexample x do
4: xg := x
5: for each literal l in x do
6: if SUB(xg \ {l},¬G) then
7: xg := xg \ {l}
8: F := F ∧ ¬xg
9: return F
• An equivalence query asks if a given candidate formula F(x) is equivalent to G(x). The answer is again either
yes or no. However, in the no-case, the teacher also returns a counterexample x in form of an x-minterm
witnessing the difference. A counterexample is either a false-positive with x |= F and x 6|= G or a false-negative
with x 6|= F and x |= G. In algorithms, we will denote equivalence queries by EQ(F,G).
A membership query is a special form of a subset query where x is an x-minterm, i.e., a complete cube.
2.5.2. Learning Algorithms
The general pattern for query learning algorithms is that they start with some initial “guess” of the target function.
In a loop, they then perform equivalence queries. If counterexamples are returned, the guess of the target function
is refined to eliminate the counterexample. The refinement may involve membership- and subset queries, and distin-
guishes the algorithms. Concrete algorithms are presented in the following.
Learning a DNF. DnfLearn [63, Chapter 7] in Algorithm 3 computes a DNF representation of a given formula
G(x) using equivalence- and subset queries. It starts with the initial guess F = false. This guess is then refined based
on the counterexamples returned by the equivalence queries in Line 3. The algorithm maintains the invariant F → G.
Hence, a counterexample x can only be a false-negative, i.e., x 6|= F but x |= G. In principle, the counterexample x
can be eliminated by updating F to F ∨ x without executing the inner for-loop. However, in order to (potentially)
reduce the number of iterations and also the size of F, the counterexamples are generalized: The inner loop drops
literals from the cube x as long as the reduced cube xg still implies G, i.e., represents only variable assignments that
must be mapped to true in the end. Thus, the subsequent update F := F ∨ xg does not only eliminate the original
counterexample x, but may also eliminate many other counterexamples that have not been encountered yet. Note that
this inner loop actually computes an unsatisfiable core xg := PropMinUnsatCore(x,¬G). If no more counterexamples
are left, the algorithm terminates and returns F, which is a disjunction of cubes, i.e., a DNF that is equivalent to G.
Learning a CNF. A CNF representation of a given formula G(x) can be computed with F = ¬DnfLearn(¬G), i.e.,
by computing a DNF for ¬G and negating the result. Alternatively, the procedure DnfLearn can easily be rewritten
to compute CNFs directly. This is shown in Algorithm 4. The working principle remains the same, but F is initialized
to true and refined with clauses that are computed from the false-positives returned by the equivalence queries.
More query learning algorithms can be found in the literature. For instance, an algorithm to learn formulas in form
of a conjunction of DNFs can be defined using Bshouty’s monotone theory [64]. Ehlers et al. [61] show how various
learning algorithms can be used effectively in circuit synthesis using BDDs. In this article we focus on satisfiability-
based synthesis methods. SAT- and QBF solvers operate on CNF representations of a formula. Hence, our algorithms
will mostly rely on the CNF learning approach. We therefore refrain from introducing more complicated learning
methods here in detail, and refer the interested reader to the book by Crama and Hammer [63, Chapter 7].
2.6. Counterexample-Guided Inductive Synthesis (CEGIS)
The basic principle of query learning, namely refining an initial “guess” of the solution iteratively based on coun-
terexamples, has also been applied to other synthesis-related problems. One example is Counterexample-Guided In-
ductive Synthesis (CEGIS) [4, 5], which was introduced in the context of program sketching as a method to compute
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satisfying assignments for quantified formulas of the form ∃e :∀u : F(e, u). The goal is to compute concrete values e
for the variables e such that ∀u : F(e, u) holds. While the general principle is independent of the logic, we will assume
that F is a propositional formula. Hence, e and u are vectors of Boolean variables, and we can use a SAT solver to
reason about F (without the quantifiers).
 
Counterexample 
Database 
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Compute Candidate
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Figure 5: Working principle of CEGIS.
Working principle. Similar to query
learning, a candidate e for a solution is it-
eratively refined based on counterexamples,
which are concrete assignments to the vari-
ables u witnessing that ∀u : F(e, u) does not
yet hold. This refinement loop is illustrated
in Figure 5. There is a database D of coun-
terexamples ui, which is initially empty. The
first step of the loop is to compute a candidate
assignment e |= ∧ui∈D F(e,ui) that satisfies F for all counterexamples that have been encountered previously. This
is a necessary but not a sufficient condition for ∀u : F(e, u). Hence, if no such candidate e exists, this means that
∃e :∀u : F(e, u) is unsatisfiable, so the algorithm aborts. If a candidate e was found, the next step is to check if F(e, u)
holds for all u and not just for the concrete u-values stored in D. This check is performed by searching for a coun-
terexample u |= ¬F(e, u) for which F does not (yet) hold with the given e. If no such counterexample exists, then e
must be a solution, and the algorithm terminates. Otherwise, the counterexample u is added to D and another iteration
is performed. The candidate that is computed in the next iteration is already “better” in the sense that it satisfies F
also for the counterexample from the previous iteration (and all iterations before). For a propositional formula F over
finite vectors e and u of Boolean variables, the CEGIS algorithm must terminate eventually. The reason is that every
iteration excludes (at least) one candidate. Moreover, there is only a finite set of counterexamples to encounter.
Algorithm 5 CegisSat: CEGIS implemented using a SAT solver.
1: procedure CegisSat(F(e, u)),
returns: An assignment e for e such that ∀u : F(e, u) or “fail”
2: G(e) := true
3: while true do
4: if sat = false in (sat, e) := PropSatModel
(
G(e)
)
then
5: return “fail”
6: if sat = false in (sat,u) := PropSatModel
(¬F(e, u)) then
7: return e
8: G(e) := G(e) ∧ F(e,u)
Algorithm. Algorithm 5 implements
CEGIS using a SAT solver. Line 4 com-
putes candidates and Line 6 performs the
candidate check as well as the counterex-
ample computation in the straightforward
way. Instead of storing a database of coun-
terexamples, the algorithm directly refines
the constraints for a candidate in Line 8.
Note that constraints are only added to G,
so the algorithm is well suited for incre-
mental solving.
3. From Safety Specifications to Strategies
As discussed in Section 2.4.3, a strategy S for realizing a safety specification S = (x, i, c, I(x), T (x, i, c, x′), P(x))
can be constructed by computing the winning region W(x) in the game defined by S. Recall that the winning region is
the set of all states from which the system player can enforce that only safe states are visited. Once the winning region
is available, the corresponding strategy can be defined as S (x, i, c, x′) = T (x, i, c, x′) ∧ (W(x) → W(x′)). However, a
winning strategy can also be computed by different means. One option is to use a winning area, defined as follows.
Definition 5 (Winning Area). A winning area for a safety specification S = (x, i, c, I(x),T (x, i, c, x′), P(x)) is a state
set F, represented symbolically as a formula F(x), with the following three properties:
• Every initial state is contained in F, i.e., I(x)→ F(x).
• F contains only safe states, i.e., F(x)→ P(x).
• The system player can enforce that the play stays in F, i.e., F(x)→ Forces1
(
F(x)
)
.
These properties are sufficient to ensure that T (x, i, c, x′) ∧ (F(x) → F(x′)) is a winning strategy. The reason is the
same as for the winning region (Section 2.4.4): the control signals can always be set such that the next state is in F
again, and F contains only safe states. In fact, the winning region is just a special winning area, namely the largest one.
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Algorithm 6 QbfWin: Basic QBF-based CNF learning algorithm for the winning region.
1: procedure QbfWin
(
(x, i, c, I,T, P)
)
, returns: The winning region W(x) in CNF or false
2: if PropSat
(
I(x) ∧ ¬P(x)) then return false
3: F(x) := P(x)
4: while sat = true in (sat, x) := QbfSatModel
(∃x, i :∀c :∃x′ : F(x) ∧ T (x, i, c, x′) ∧ ¬F(x′)) do
5: xg := x
6: for each literal l in x do
7: xt := xg \ {l}
8: if ¬QbfSat(∃x :∀i :∃c, x′ : xt ∧ F(x) ∧ T (x, i, c, x′) ∧ F(x′)) then
9: xg := xt
10: if PropSat
(
xg ∧ I(x)) then return false
11: F(x) := F(x) ∧ ¬xg
12: return F(x)
The following sections will present different methods for computing the winning region or a winning area using
decision procedures for the satisfiability of formulas. We will use the terms “satisfiability-based” or “SAT-based” to
indicate the use of any such decision procedures, including SAT-, QBF- and EPR solvers. We will write “SAT solver
based” to specifically indicate the use of propositional SAT solvers.
3.1. QBF-Based Learning
The SafeWin procedure presented in Algorithm 1 can be implemented with BDDs using their capability of quanti-
fier elimination in a rather straightforward manner. However, a realization with plain SAT solvers is not easily possible
because the preimage operation Forces1 in Line 4 contains a universal quantification. Therefore, a natural option is to
use a QBF solver, which can handle universal quantifications without expanding the formula.
3.1.1. A Straightforward QBF Realization of SafeWin
A direct realization of SafeWin with QBF solving was presented by Staber and Bloem [65]. We briefly review
this existing method and its drawbacks before presenting our learning-based algorithms. For this discussion, we will
refer to the different values of the variable F in Algorithm 1 with indices. That is, F0 = P denotes the initial value
of F and F j = F j−1 ∧ Forces1(F j−1) is the value after the jth iteration. The termination check in Line 3 is performed
by checking two subsequent values F j and F j−1 for equivalence. Since F j → F j−1, i.e., the set F of states can only
get smaller from iteration to iteration, it is sufficient to check if F j−1 → F j. Thus, the first check of “F changes” can
be realized with the QBF query ¬QbfSat(∀x, i :∃c, x′ : P(x)→ (T (x, i, c, x′)∧ P(x′))). The second check if F changes
translates to ¬QbfSat(∀x, i :∃c, x′ :∀i′ :∃c′, x′′ :(P(x) ∧ T (x, i, c, x′) ∧ P(x′))→ (T (x′, i′, c′, x′′) ∧ P(x′′))), and so on.
In general, the check if F changed in iteration j requires solving a QBF with 2 · j − 1 quantifier alternations and j
copies of the transition relation T . The checks if I → F j in Line 5 of Algorithm 1 work in a similar way, also requiring
2 · j − 1 quantifier alternations and j copies of the transition relation. We consider this steep increase in formula size
and complexity as suboptimal. In the following, we will therefore present algorithms that require only one copy of
the transition relation and a constant number of quantifier alternations in the queries to the QBF solver.
3.1.2. A QBF-Based CNF Learning Algorithm
Algorithm 6 shows the procedure QbfWin, which computes a CNF representation of the winning region W(x)
using CNF learning with a QBF solver. Since QbfWin will also be the basis for our algorithms that use plain SAT
solving, we discuss it here in detail. Just like SafeWin in Algorithm 1, QbfWin takes a specification as input. It returns
either the winning region W(x) or false in case of unrealizability. The basic structure is that of the CNF learning
procedure CnfLearn in Algorithm 4. However, in Line 3, F is initialized to P instead of true because the winning
region can only be a subset of the safe states P. Differences in counterexample computation and generalization are
discussed in the following.
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Counterexample computation. The equivalence query in Line 3 of the original CNF learning procedure Cn-
fLearn asks if the current approximation of the solution is correct. The corresponding line (Line 4) in QbfWin now
checks if F → Forces1(F) is valid, i.e., if another visit of F can be enforced by the system from any state of F.
The QBF query in Line 4 of QbfWin actually asks the opposite question, namely if there exists a state x in F from
which the environment can enforce leaving F, i.e., if F ∧ Forcee1(¬F) is satisfiable. This is the case if there exists
some state x in F and some input i such that for all control values c the next state will be in ¬F. If such a state x
exists, QbfSatModel will return it as a counterexample witnessing that F is not equal to the winning region W. More
specifically, this state x cannot be part of W, and thus needs to be removed from F. This removal is performed in
Line 11. However, in order to reduce the number of iterations, the counterexample is generalized beforehand. This is
explained in the next paragraph. If, on the other hand, QbfSatModel sets sat to false in Line 4, then this means that
the implication F → Forces1(F) holds. In this case, QbfWin terminates, returning F as the winning region.
Counterexample generalization. Just like in CnfLearn, counterexample generalization is done by eliminating
literals of x in the inner loop of the algorithm. In CnfLearn (see Algorithm 4), the final cube xg ⊆ x must not intersect
with G in order not to shrink F beyond G. Similarly, in QbfWin, xg ∧ F must not intersect with Forces1(F) in order
not to remove any states from the winning region where the system could enforce that the play stays in the winning
region. The reason is that the subsequent update F := F ∧¬xg in Line 11 removes exactly the states xg ∧ F. The QBF
query in Line 8 is satisfiable if xt ∧ F contains any states of Forces1(F), and thus prevents unjust state removals. Also
note that the inner loop essentially computes an unsatisfiable core of x with respect to F ∧ Forces1(F).
Detecting unrealizability. Detecting unrealizability is simple. The specification is unrealizable if and only if
some initial state is outside of the winning region, i.e., if I 9 W. The reason is that no system implementation can
prevent the environment from visiting an unsafe state from an initial state that is not winning. QbfWin returns false as
soon as I 9 F. Since F = W eventually, this ensures that false is returned if I 9 W. Line 2 checks if I 9 F would
hold initially. In every iteration, Line 10 then checks if the states xg that are going to be removed from F contain an
initial state. This is potentially more efficient than than checking I 9 F again.
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Figure 6: Working principle of QbfWin.
Illustration. Figure 6 illustrates the working prin-
ciple of QbfWin graphically. A box represents the set
of all states. F is always a subset of P. In Figure 6a,
a counterexample x |= F ∧ Forcee1(¬F) is computed.
It represents a state from which the environment can
enforce that F is left. Next, the counterexample x is
generalized into a larger region xg by eliminating lit-
erals, as illustrated in Figure 6b. Every literal that can
be eliminating from x doubles the size of the state re-
gion that is represented by xg. Literals are dropped as long as xg ∧ F does not intersect with Forces1(F). Finally,
as illustrated in Figure 6c, the generalized counterexample xg is removed from F and the next counterexample is
computed. This is repeated until no more counterexamples exist, or one of the initial states is removed.
The following theorem summarizes these explanations into a formal correctness argument.
Theorem 6. The QbfWin procedure in Algorithm 6 returns the winning region W(x) of a given safety specification S,
or false if the specification is unrealizable.
Proof. QbfWin enforces the invariants F → P (through Lines 3 and 11) and I → F (through Lines 2 and 10). The
loop terminates normally if F → Forces1(F). Hence, upon normal termination, F is certainly a winning area according
to Definition 5. F is also the largest possible winning area, and thereby the winning region, because QbfWin also
enforces the invariant W → F. This invariant can be proven by induction: Initially F = P, so W → F holds because
W → P. Under the hypothesis that W → F holds before an update of F in Line 11, it will also hold after the update
because Line 11 only removes states xg ∧ F for which xg ∧ F → Forcee1(¬F) holds. Given that W → F, we have that
¬F → ¬W. This means that xg∧F → Forcee1(¬W), so only states that cannot be part of W are removed. QbfWin will
always terminate because in every iteration, at least one state is removed from F, and when F reaches false (or earlier)
the loop necessarily terminates. What remains to be shown is that QbfWin aborts in Line 2 or 10 iff S is unrealizable,
i.e., iff I 9 W. (Direction⇒:) Since W → F, and Line 2 or 10 abort iff (F is about to be updated in such a way that)
I 9 F, it follows that QbfWin can only abort if I 9 W. (Direction⇐:) Since F = W eventually, Line 2 or 10 will
definitely abort eventually if I 9 W. 
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Discussion. In contrast to the approach from Section 3.1.1, all QBF queries in QbfWin contain only one copy of
the transition relation and only two quantifier alternations. This potentially increases the scalability with respect to the
size of the specifications. The disadvantage is that the number of calls to the QBF solver can be significantly higher.
3.1.3. Variants and Improvements
In this section, we now discuss a few variants and optimizations of QbfWin as presented in Algorithm 6.
Better generalization. At any point in the inner loop of QbfWin, xg represents states that will definitely be
removed from F. This information can be exploited already during the generalization loop by modifying the QBF
query in Line 8 to ¬QbfSat(∃x :∀i :∃c, x′ : xt ∧ F(x)∧¬xg ∧ T (x, i, c, x′)∧ F(x′)∧¬x′g). This way, the generalization
loop behaves as if F would have been refined to F(x) ∧ ¬xg already (with the current version of xg). The QBF query
becomes stricter, which can have the effect that more literals can be eliminated. This can reduce the total number
of counterexamples that have to be resolved. In the illustration of Figure 6b, this optimization shrinks Forces1(F)
to Forces1(F ∧ xg), which allows xg to grow even larger. Since this optimization does not increase the number or
complexity of the QBF queries, we always apply it.
Generalization until fixpoint. With the generalization optimization from the previous paragraph, the general-
ization check becomes non-monotonic in the sense that, even if a literal could not be eliminated initially, it may be
eliminable after eliminating other literals. Hence, it can be beneficial to repeat the generalization loop until a fixpoint
is reached. However, in our experiments, this did not result in noticeable performance improvements on the average
over our benchmarks, so this is not done by default.
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Figure 7: Computing all
counterexample general-
izations in QbfWin.
Computing all counterexample generalizations. In our experiments we observed that
counterexample computation often takes much more time than counterexample generaliza-
tion. Moreover, depending on the order in which the literals l ∈ x are processed in Line 6 of
QbfWin, we can get different generalizations xg. Motivated by these observations, we pro-
pose a variant that computes all minimal generalizations for each counterexample. A naive
solution would just run the generalization loop of Line 6 repeatedly using all |x|! different
orders of the literals in x. However, since many orderings can result in the same generaliza-
tion xg, this is potentially inefficient. Instead, we thus apply an adaption of the hitting set
tree algorithm presented by Reiter [66]. For the sake of readability, we refrain from present-
ing this algorithm in detail. The high-level intuition is visualized in Figure 7. All generalizations xg1, xg2 and xg3 will
contain the original counterexample x, and none of them may intersect with Forces1(F) inside of F. Although there
may be a significant overlap between the generalizations, removing all of them prunes F more than removing just one
of them. In our experiments, we observed that the number of different counterexample generalizations is usually low.
Not infrequently, there is only exactly one minimal generalization. Of course, computing all generalizations costs
additional computation time. In our experiments, it gives a solid speedup for some benchmarks, but slows down the
computation for others. Hence, we do not apply this optimization by default. Instead of computing all generaliza-
tions, one could also compute and apply at most k different generalizations for some value of k. Another option is to
compute all generalizations but refine F only with the k shortest ones. However, in preliminary experiments, these
variants did not result in significant performance increases either.
3.1.4. Efficient Implementation
In this section, we give a few remarks on implementing QbfWin efficiently.
CNF encoding. The transition relation T , the characterization of the safe states P and the formula for the initial
states I are transformed into CNF initially. Furthermore, a CNF representation of ¬F needs to be computed in each
iteration. All these transformations can be done using the method of Plaisted and Greenbaum [31]. This may introduce
additional auxiliary variables, which are quantified existentially on the innermost level of the QBF queries. Once T ,
P, I and ¬F are available in CNF, the matrices of the QBF queries in Algorithm 6 can be constructed by building the
union of the respective clause sets, because the individual formula parts are all connected by conjunctions.
CNF compression. After some iterations, the CNF formula F in QbfWin can contain redundant clauses and
literals. First, a clause discovered in some later iteration can be a proper subset of some earlier discovered clause.
This can be checked syntactically at low costs. Thus, whenever a clauses is added to F, we always remove all of
its supersets. Second, a set of clauses may together imply clauses that have been added earlier. The implied clauses
can be eliminated without changing F semantically. Third, it may be possible to drop literals from clauses of F in
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an equivalence-preserving manner. The procedure CompressCnf in Algorithm 7 performs these simplifications and is
explained in the next paragraph. We call this procedure to simplify F after every modification of F, but with literal
dropping disabled (we will later use CompressCnf with literal dropping enabled in other contexts). CompressCnf is
very fast compared to the QBF solver calls in QbfWin. Furthermore, a smaller CNF representation of F is partic-
ularly important for computing a compact representation of ¬F using the method of Plaisted and Greenbaum [31].
Ultimately, the more compact CNF representations reduce the QBF solving time quite significantly.
Algorithm 7 CompressCnf: Removing redundant literals and
clauses from a CNF.
1: procedure CompressCnf(F(x)),
returns: An equivalent but potentially smaller CNF G(x)
2: if dropping literals enabled then
3: G := true
4: for each clause c in F do
5: G := G ∧ ¬PropMinUnsatCore(¬c, F)
6: F := G
7: G := true
8: for each clause c in F with increasing size do
9: if PropSat(G ∧ ¬c) then
10: G := G ∧ c
11: return G
An algorithm for CNF compression. Al-
gorithm 7 uses a SAT solver to remove redun-
dant literals and clauses from a CNF formula
F(x). The first loop (if enabled) drops literals
from each clause c as long as the reduced clause
c2 ⊆ c is still implied by F. This ensures that the
reduced formula G is implied by F. Dropping
literals can only make the formula stronger, i.e.,
F is necessarily implied by G. Hence, G and F
are equivalent. Note that F → c2 iff F ∧ ¬c2
is unsatisfiable. Hence, dropping the literals can
be realized by computing a (minimal) unsatis-
fiable core of the cube ¬c2 with respect to F.
Since F does not change in this loop, all cores
can be computed with incremental SAT solving.
The second loop removes redundant clauses. Non-redundant clauses are copied into G. A clause c is redundant if
it is implied by G already, i.e., if G ∧¬c is unsatisfiable. Clauses are processed in the order of increasing size because
smaller clauses have a higher tendency to imply larger clauses than the other way around. This second loop can also
be accomplished with incremental solving, since clauses are only added to G. Dropping literals before eliminating
clauses potentially yields better results than performing the operations in the reverse order. The reason is that the
shorter clauses produced in the first loop have a higher potential for implying other clauses in the second loop. Since
none of the SAT solver calls involves the transition relation, Algorithm 7 is usually very fast. It will not only be used
in QbfWin, but also in other contexts.
QBF preprocessing. Using an extension [55] of the popular QBF preprocessor Bloqqer [51] to preserve satisfying
assignments, QBF preprocessing can not only be applied in QbfSat but also in QbfSatModel queries. We thus perform
QBF preprocessing in every single QBF query (separately). The experimental results in Chapter 5 will show that this is
crucial for the performance. In a sense, running CompressCnf to simplify F, as explained in the previous paragraphs,
can also be seen as QBF preprocessing, but using knowledge about the structure of the final QBF. Bloqqer [51]
implements way more simplification techniques, from heuristics for universal expansion to variable elimination, and
is thus clearly not subsumed by running CompressCnf. On the other hand, our experiments indicate that running
CompressCnf in addition to Bloqqer is beneficial as well. A possible reason is that we compress F before computing
its negation. This has advantages over applying simplifications on the final QBF, where the structure is already lost.
Incremental QBF solving. We experimented with incremental QBF solving using DepQBF [56]. We use two
incremental solver instances, one for the queries in Line 4 and one for Line 8 of QbfWin. The queries in Line 8 are
well suited for incremental solving because clauses are only added to F. The conjunction with xt can be achieved
with assumption literals, which are temporarily asserted. In fact, we first let DepQBF compute an unsatisfiable core
of x and minimize this core then further using a loop that attempts to eliminate more literals.
The check in Line 4 of QbfWin is more difficult because it also contains the negation of the F, i.e., cannot be real-
ized incrementally just by adding additional clauses. We implemented three variants to handle ¬F(x′) incrementally.
Since neither of these three variants performs particularly well in our experiments (see Chapter 5), we only sketch
them briefly. The first variant uses the push/pop interface of DepQBF to replace the parts in the CNF encoding of
¬F(x′) that change from iteration to iteration. The second variant updates ¬F(x′) only lazily, namely when the check
in Line 4 becomes unsatisfiable.5 In this event, a new incremental session of the solver is started with the latest version
5This is similar to the procedure SatWin1 that will be presented in Algorithm 9 later. We thus refer to Section 3.2.2 for more details.
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Algorithm 8 SatWin0: Basic SAT solver based CNF learning algorithm for computing the winning region.
1: procedure SatWin0
(
(x, i, c, I,T, P)
)
, returns: The winning region W(x) in CNF or false
2: if PropSat
(
I(x) ∧ ¬P(x)) then return false
3: F(x) := P(x), U(x, i) := true
4: while true do
5: (sat, x, i) := PropSatModel
(
F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬F(x′))
6: if ¬sat then
7: return F(x)
8: else
9: (sat, c) := PropSatModel
(
F(x) ∧ x ∧ i ∧ T (x, i, c, x′) ∧ F(x′))
10: if ¬sat then
11: xg := PropMinUnsatCore
(
x, F(x) ∧ i ∧ T (x, i, c, x′) ∧ F(x′))
12: if PropSat
(
xg ∧ I(x)) then return false
13: F(x) := F(x) ∧ ¬xg, U(x, i) := true
14: else
15: U := U ∧ ¬PropMinUnsatCore(x ∧ i, c ∧ F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬F(x′))
of ¬F(x′). The third variant uses a pool of variables to encode negated clauses in CNF. If a variable of this pool is
not yet used, it is set to false using assumption literals. Thereby, the variable essentially represents the negation of
a tautological clause. As clauses are added to F, the variables of the pool are equipped with constraints that make
them represent the negation of the added clauses. If there are no more unused variables in the pool, a new incremental
session with a fresh pool of variables is started. Unfortunately, neither of these three variants performs particularly
well in our experiments. One reason is that incremental QBF solving cannot be combined with preprocessing at the
moment. However, this may change in the future, which could make these approaches interesting again.
3.2. Learning Based on SAT Solving
In this section, we present a learning algorithm that computes the winning region of a safety specification S =
(x, i, c, I,T, P) using a plain SAT solver. To simplify the presentation, this is done in two steps: Section 3.2.1 presents
a basic algorithm. Section 3.2.2 will then discuss a more efficient variant with better support for incremental solving.
3.2.1. Basic Algorithm
A basic solution is shown in Algorithm 8. The working principle is the same as for the procedure QbfWin from
Algorithm 6: starting with the initial over-approximation F = P of the winning region W, counterexample-states
x |= F ∧ Forcee1(¬F) witnessing that F , W are computed, generalized into a larger region xg of states that cannot be
part of the final winning region W, and finally removed from F. Detecting unrealizability by checking if I 9 F is also
done in exactly the same way as in QbfWin. Only the counterexample computation and generalization is different,
and will be discussed in the following paragraphs.
Counterexample computation. We need to find a state x from which the environment can enforce that F is left.
That is, from state x |= F, there must exist some input i such that for all control values c, the next state will satisfy ¬F.
SatWin0 avoid this implicit quantifier alternation by computing such a state in several steps. First, Line 5 computes a
state x and input i for which some c would make the system leave F. This is a necessary but not a sufficient condition
for x to be a counterexample. Hence, if the query in Line 5 is unsatisfiable, no counterexample can exist, so F must
be the final winning region and the algorithm terminates. The formula U in Line 5 excludes state-input combinations
which cannot be used by the environment to enforce that F is left.6 Initially, U is true, i.e., no restrictions are imposed.
The refinement of U will be discussed further below. For now, U can be ignored.
If the query in Line 5 is satisfiable, the next step is to check if the candidate x is indeed a counterexample for the
given i. This is investigated in Line 9 by computing some c for which F is not left, i.e., the next state is in F again.
6Formally, U satisfies the invariant ∀x, i :(F(x) ∧ ¬U(x, i))→ (∃c, x′ : T (x, i, c, x′) ∧ F(x′)).
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If such a c exists, then the environment cannot enforce that F is left from state x with input i. In order to prevent the
same (x, i)-pair from being returned by Line 5 again, U could be refined to U ∧ ¬(x ∧ i). However, by computing the
unsatisfiable core of (x∧ i) in Line 15, the algorithm may also exclude other (x, i)-pairs for which c can be used by the
system to prevent that F is left. Such (x, i)-pairs are not helpful for the environment in order to enforce that F is left.
They can thus safely be removed from U. Note that the formula in the core computation is essentially that of Line 5.
The remaining case is that where the formula in Line 9 is unsatisfiable. In this case, x is indeed a counterexample
because if the environment picks input i, no system action can reach a state of F, so the next state is bound to be in
¬F. As for QbfWin, x cannot be part of the final winning region, so it must be excluded from F. However, before
doing so, it is generalized into a larger region xg of states that need to be excluded. This will be explained in the next
paragraph. As soon as F changes, U becomes invalid and is thus set to true again in Line 13. The intuitive reason
is as follows: even if a certain state-input pair (x, i) cannot be used by the environment to enforce that F is left, (x, i)
may still be usable for leaving a smaller F because the target region ¬F(x′) becomes bigger.
Counterexample generalization. QbfWin in Algorithm 6 eliminates literals from the counterexample x as long as
the reduced cube xg ⊆ x satisfies xg ∧F → Forcee1(¬F), i.e., as long as ∃x :∀i :∃c, x′ : xg ∧F(x)∧T (x, i, c, x′)∧F(x′)
is unsatisfiable. Due to the universal quantification over the inputs, a SAT solver cannot be used for these checks.
SatWin0 solves this issue by considering only one input vector, namely the input i with which the environment can
enforce that F is left from x. For this input i, the formula is certainly unsatisfiable for the full minterm x, because this
was checked in Line 9. Hence, eliminating literals from x while xg ∧ i ∧ F(x) ∧ T (x, i, c, x′) ∧ F(x′) is unsatisfiable
is implemented in Line 11 by computing an unsatisfiable core of x. Considering only one input vector instead of
all makes the formula weaker, which means that less literals may be eliminated. However, the purely propositional
satisfiability checks are also potentially faster.
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Figure 8: Working principle of SatWin0.
Illustration. Figure 8 illustrates the working prin-
ciple of SatWin0 graphically. As before, a box repre-
sents the set of all states. In Figure 8a, a counterex-
ample candidate is computed in form of a state x from
which some input i and some control value c lead from
F to ¬F. This corresponds to the SAT solver call in
Line 5. In case of satisfiability, the next step is to
check if some alternative c leads back to F (for the
same x and i). This is illustrated in Figure 8b and
corresponds to the SAT solver call in Line 9. In case of satisfiability, U is refined in order not to get the same coun-
terexample candidate again (Line 15), and the algorithm proceeds by computing the next counterexample candidate as
shown in Figure 8a. In case of unsatisfiability, x is indeed a counterexample. Figure 8c illustrates how it is generalized
into a larger region xg for which input i enforces that the next state is in ¬F: it is ensured that, from any state of xg,
with input i, no c can exist such that the next state is in F again. This is a sufficient but not a necessary condition for
F ∧ xg not to intersect with Forces1(F). This generalization corresponds to the computation of the unsatisfiable core
in Line 11 of SatWin0. Finally, xg is removed from F and the procedure continues with Figure 8a.
Discussion. In contrast to QbfWin (Algorithm 6), SatWin0 potentially requires far more solver calls. This has two
reasons. First, many refinements of U may be necessary until a genuine counterexample is found. In contrast, QbfWin
computes a counterexample with one single solver call. Second, the counterexample generalization in SatWin0 is
weaker and may thus drop fewer literals. This can increase the number of counterexamples that needs to be computed.
The advantage of SatWin0 is that all satisfiability checks are propositional and, thus, potentially less expensive.
The main purpose of discussing SatWin0 from Algorithm 8 was to prepare for a more advanced version, which
will be presented in the next section. Hence, we will not elaborate on implementation aspects or formal correctness
arguments for Algorithm 8, but only do this for the advanced version, which is presented in the next section.
3.2.2. Advanced Algorithm
The basic algorithm from the previous section has two main weaknesses. First, a reset of U needs to be done upon
every update of F. After such a reset, a lot of iterations may be necessary until U is again restrictive enough for Line 5
to produce a counterexample. Second, incremental solving is difficult in Line 5 due to the negation of F: clauses
are added to F, but this makes ¬F weaker, which can only be expressed by (also) removing clauses from the CNF
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Algorithm 9 SatWin1: Advanced SAT solver based CNF learning algorithm for computing the winning region.
1: procedure SatWin1
(
(x, i, c, I,T, P)
)
, returns: The winning region W(x) in CNF or false
2: if PropSat
(
I(x) ∧ ¬P(x)) then return false
3: F(x) := P(x), U(x, i) := true, G(x) := F(x), precise := true
4: while true do
5: (sat, x, i) := PropSatModel
(
F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬G(x′))
6: if ¬sat then
7: if precise then return F(x)
8: U(x, i) := true, G(x) := F(x), precise := true
9: else
10: (sat, c) := PropSatModel
(
F(x) ∧ x ∧ i ∧ T (x, i, c, x′) ∧ F(x′))
11: if ¬sat then
12: xg := PropMinUnsatCore
(
x, F(x) ∧ i ∧ T (x, i, c, x′) ∧ F(x′))
13: if PropSat
(
xg ∧ I(x)) then return false
14: F(x) := F(x) ∧ ¬xg, precise := false
15: else
16: U := U ∧ ¬PropMinUnsatCore(x ∧ i, c ∧ F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬G(x′))
representation of ¬F. The procedure SatWin1 in Algorithm 9 resolves these weaknesses. The differences to SatWin0
are marked in blue.
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Figure 9: Counterexample
candidate in SatWin1.
Lazy updates of F. The formula G(x) is a copy of F(x) that is updated only lazily
with newly discovered clauses. Consequently, F → G holds at any time, i.e., G always
represents a superset of the states in F. The Boolean flag precise is true whenever G =
F. While SatWin0 computed a transition from F to ¬F in Line 5, SatWin1 computes a
transition from F to ¬G. This is illustrated in Figure 9. A transition from F to ¬G is also
a transition from F to ¬F. Thus, in case of satisfiability, nothing changes. However, if
no such transition exists, this does not automatically mean that no transition from F to ¬F
exists. Therefore, if G , F, Line 8 sets G := F and the check is repeated. Only if G = F
(indicated by precise = true), the algorithm can conclude that no more counterexample exists and returns F as result.
Updates of U. New clauses are only added to F but not to G in Line 14. Thus, after any update of F, precise
must be set to false. However, U can be kept as it is. The intuitive reason is as follows. If a certain (x, i)-pair is not
helpful for the environment to enforce a transition from F to ¬G, then it will definitely not be helpful to enforce a
transition from some smaller set F ∧ H of states into the same region ¬G. More formally, we have that(
(x, i) 6|= ∀c :∃x′ : F(x)∧T (x, i, c, x′)∧¬G(x′)
)
implies
(
(x, i) 6|= ∀c :∃x′ : F(x)∧H(x)∧T (x, i, c, x′)∧¬G(x′)
)
because(
∀c :∃x′ : F(x) ∧ H(x) ∧ T (x, i, c, x′) ∧ ¬G(x′)
)
→
(
∀c :∃x′ : F(x) ∧ T (x, i, c, x′) ∧ ¬G(x′)
)
.
Only when G changes in Line 8, U also becomes invalid and needs to be reset to true.
3.2.3. Correctness of the Advanced Algorithm SatWin1
We now work out a formal correctness argument for SatWin1, split into several lemmas to increase readability.
Lemma 7. The SatWin1 procedure in Algorithm 9 always terminates.
Proof. Every loop iteration must end with one of the following five events: (1) the loop terminates in Line 7, (2) U is
set to true in Line 8, (3) the loop terminates in Line 13, (4) F shrinks in Line 14, or (5) U shrinks in Line 16. We show
that all these events lead to termination or eventual shrinking of F: Item (2) cannot happen twice in a row without
shrinking F in between: this is prevented by having precise = true. Item (5) cannot happen infinitely often without
shrinking F in between because at some point U would reach false, which makes Line 5 return sat = false. In this
case, the algorithm either terminates in Line 7, or item (2) occurs, and item (2) cannot occur twice without shrinking
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F in between. Hence, the loop either terminates or makes some progress towards shrinking F. Before F can shrink
below I, the loop definitely terminates in Line 13. 
Lemma 8. SatWin1 enforces the invariant I(x)→ F(x)→ P(x).
Proof. As for QbfWin (see Theorem 6), I → F is enforced by Line 2 and 13; F → P is enforced by Line 3 and 14. 
Lemma 9. SatWin1 enforces the invariant W(x)→ F(x).
Proof. Similar to Theorem 6, this can be proven induction: Initially F = P, so W → F holds because W → P. Given
that W → F holds before an update of F in Line 14, it will also hold after the update because Line 12 ensures that xg∧
F(x)∧ i∧T (x, i, c, x′)∧F(x′) is unsatisfiable. Consequently, we have that ∀x, i, c, x′ :(xg∧F(x)∧ i)→ (¬T (x, i, c, x′)∨
¬F(x′)). Because T is both deterministic and complete (x′ is always uniquely defined by T ; see Definition 4) we can
apply the one-point rule (2) in order to rewrite the implication ∀x′ : T (x, i, c, x′)→ ¬F(x′) to ∃x′ : T (x, i, c, x′)∧¬F(x′).
This gives ∀x, i, c :∃x′ :(xg ∧ F(x) ∧ i) → (T (x, i, c, x′) ∧ ¬F(x′)). Using the one point rule (1) on i, this formula is
equivalent to ∀x :∃i :∀c :∃x′ : i∧((xg∧F(x))→ (T (x, i, c, x′)∧¬F(x′))). This implies ∀x :∃i :∀c :∃x′ :((xg∧F(x))→(
T (x, i, c, x′) ∧ ¬F(x′))), which can be written as xg ∧ F(x)→ ∃i :∀c :∃x′ : T (x, i, c, x′) ∧ ¬F(x′). By substituting the
definition of Forcee1, we get xg ∧ F → Forcee1(¬F). Using the induction hypothesis W → F, which can be written as
¬F → ¬W, this means that xg ∧ F → Forcee1(¬W) holds. Thus, only states that cannot be part of W are removed in
Line 14. In other words, F cannot shrink below W. 
The following lemma states that the formula F(x)∧¬U(x, i) can only represent state-input pairs for which the system
player can reach G and thus avoid ending up in ¬G. In other words, the conjunction with U in the SAT solver call of
Line 5 excludes only state-input pairs for which the environment cannot enforce a transition from F to ¬G.
Lemma 10. SatWin1 enforces the invariant ∀x, i :(F(x) ∧ ¬U(x, i))→ (∃c, x′ : T (x, i, c, x′) ∧G(x′)).
Proof. U is initialized to true, so the invariant holds initially. Line 8 sets U = true and thus retains the invariant.
Line 14 also retains the invariant because F only gets stricter. It remains to be shown that Line 16 retains the invariant.
Let u be the result of PropMinUnsatCore in Line 16. The update U := U ∧ ¬u in Line 16 changes the invariant to
∀x, i :(F(x)∧ (¬U(x, i)∨u))→ (∃c, x′ : T (x, i, c, x′)∧G(x′)), which can be written as ∀x, i :((F(x)∧¬U(x, i))∨ (F(x)∧
U(x, i) ∧ u)) → (∃c, x′ : T (x, i, c, x′) ∧ G(x′)). In general, a formula (A ∨ B) → C holds iff A → C and B → C. By
induction, we know that ∀x, i :(F(x)∧¬U(x, i))→ (∃c, x′ : T (x, i, c, x′)∧G(x′)) holds. What remains to be shown is that
∀x, i :(F(x)∧U(x, i)∧u)→ (∃c, x′ : T (x, i, c, x′)∧G(x′)) also holds. Since u∧c∧F(x)∧U(x, i)∧T (x, i, c, x′)∧¬G(x′)
is unsatisfiable (enforced by Line 16), we have that ∀x, i :(F(x) ∧ U(x, i) ∧ u)→ (∀c, x′ :¬c ∨ ¬T (x, i, c, x′) ∨G(x′)).
By applying the one-point rule (Eq. (1) for c and Eq. (2) for x′), this can also be written as ∀x, i :(F(x)∧U(x, i)∧u)→(∃c, x′ : c ∧ T (x, i, c, x′) ∧ G(x′)). This formula obviously implies ∀x, i :(F(x) ∧ U(x, i) ∧ u) → (∃c, x : T (x, i, c, x′) ∧
G(x′)
)
, which was to be shown for Line 16 to preserve the invariant. 
Lemma 11. If SatWin1 reaches Line 7, F(x) = W(x) holds at that point.
Proof. Line 7 is only reached when G = F (otherwise precise is false) and F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬G(x′)
is unsatisfiable, which means that ∀x, i :(F(x) ∧ U(x, i)) → (∀c :∀x′ :¬T (x, i, c, x′) ∨ F(x′)) holds. By applying
the one-point rule (2), this can also be written as ∀x, i :(F(x) ∧ U(x, i)) → (∀c :∃x′ : T (x, i, c, x′) ∧ F(x′)). In turn,
this implies ∀x, i :(F(x) ∧ U(x, i)) → (∃c :∃x′ : T (x, i, c, x′) ∧ F(x′)). From Lemma 10, we know that ∀x, i :(F(x) ∧
¬U(x, i)) → (∃c :∃x′ : T (x, i, c, x′) ∧ F(x′)). Since A ∧ B → C and A ∧ ¬B → C together imply A → C, we can
conclude that ∀x : F(x)→ ∀i :∃c, x′ : T (x, i, c, x′)∧F(x′) must hold in Line 7. This means that the returned F satisfies
F → Forces1(F). From W → F → P (Lemma 9 and 8), it follows that F = W. The reason is that W is the set of all
states from which the system player can enforce the specification, i.e., no proper superset H of W can satisfy H → P
and H → Forces1(H). 
Theorem 12. The SatWin1 procedure in Algorithm 9 returns the winning region W(x) of a given safety specification
S, or false if the specification is unrealizable.
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Proof. Unrealizability: If S is unrealizable, I 9 W. SatWin1 terminates (Lemma 7), but cannot terminate in Line 7
because F = W (Lemma 11) contradicts with I 9 W (unrealizability) and I → F (Lemma 8). Hence, in case of
unrealizability, SatWin1 must terminate in Line 2 or 13 returning false.
Realizability: SatWin1 can only return false in Line 2 or 13 if F is about to be updated such that I 9 F. From
I → W (realizability) and W → F (Lemma 9), it follows that I → F, so this can never happen. Yet, Lemma 7 says
that SatWin1 terminates, so it must reach Line 7 eventually. By Lemma 11, this will return the winning region. 
3.2.4. Efficient Implementation
This section discusses some important aspects of implementing SatWin1 efficiently.
Incremental solving. We propose to use three SAT solver instances incrementally. The first one will be called
solverC and stores F(x)∧U(x, i)∧T (x, i, c, x′)∧¬G(x′). solverC is used in Line 5 and Line 16, where the conjunction
with c is realized with temporarily asserted assumption literals. Whenever Line 8 is reached, solverC is reset with the
new CNF encoding of ¬G(x′) = ¬F(x′). Otherwise, clauses are only added to F or U. The second solver instance,
called solverG, stores F(x) ∧ T (x, i, c, x′) ∧ F(x′) and is used for Line 10 and Line 12. Clauses are only added to F,
so solverG does not have to be reset at all. The conjunctions with i and x, which change from iteration to iteration,
are again realized by setting assumption literals. The lines 10 and 12 are actually combined into one SAT solver call
that returns either a satisfying assignment c or an unsatisfiable core. The third solver instance stores I(x) and is used
in Line 13.7 The conjunction with xg is again realized with assumption literals.
CNF compression. Whenever solverC is reset with the current CNF encoding of ¬G(x′) = ¬F(x′) in Line 8, we
call CompressCnf from Algorithm 7 (with literal dropping disabled) in order to reduce the size of F beforehand. This
results in a more compact CNF encoding of ¬G(x′) when using the method of Plaisted and Greenbaum [31].
Resets of solverG. By default, we only add clauses to solverG. However, after some iterations, many of the F-
clauses added to solverG can become redundant because they can be implied by (a combination of) other clauses that
have been added later. To prevent the clause database of solverG from growing unreasonably, we also reset solverG
with the compressed F from time to time. As a heuristic, we track the number of F-clauses that have been added to
solverG so far, and compute the difference to the number of clauses in the compressed F. If this difference exceeds a
certain limit, solverG is reset. This can give a moderate speedup for certain SAT solvers and benchmarks.
3.3. Partial Quantifier Expansion
The procedure QbfWin in Algorithm 6 uses quantified formulas to compute counterexamples witnessing that
F , W and to generalize these counterexamples. In contrast, the procedure SatWin1 in Algorithm 9 avoids the
universal quantifiers. This results in less expensive solver calls, but comes at the price of requiring more iterations
of the outer loop. In this section, we will discuss a hybrid approach which quantifies universally over some (but not
necessarily all) variables. The universal quantification is then eliminated by applying universal expansion so that the
resulting formulas can be solved with a plain SAT solver. The hope is to find a sweet spot where the reduction in the
number of iterations is more significant than the additional costs per solver call.
3.3.1. Quantifier Expansion in Counterexample Computation
The procedure QbfWin in Algorithm 6 computes counterexamples to F = W by solving the quantified formula
∃x, i :∀c :∃x′ : F(x)∧T (x, i, c, x′)∧¬F(x′). In contrast, the SatWin1 procedure from Algorithm 9 avoids the universal
quantification of the variables c by solving the formula ∃x, i :∃c :∃x′ : F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬G(x′), where
G is just a copy of F that may not be fully up to date. The latter formula does not necessarily yield a counterexample,
but only a candidate. If the candidate turns out to be spurious, it is excluded by refining U. This approach can be
seen as a “lazy elimination” of the universal quantification over c via U. The disadvantage is that many refinements
of U may be necessary before the first genuine counterexample is found. One alternative would be to eliminate ∀c in
∃x, i :∀c :∃x′ : F(x) ∧ T (x, i, c, x′) ∧ ¬G(x′) eagerly by performing universal expansion as explained in Section 2.1.2.
Yet, this may blow up the formula size by a factor of 2|c| and may thus be infeasible. Another alternative is to partition
the variables of c into two subsets c1 and c2 and solve
∃x, i :∃c1 :∀c2 :∃x′ : F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬G(x′)
7The input format in our implementation actually allows for only one initial state, so Line 13 can be realized without calling a SAT solver.
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using a SAT solver by expanding only over the variables in c2. By adjusting the relative size of c2, different trade-offs
between decreasing the number of refinements to U and increasing the costs per solver call can be achieved.
3.3.2. Quantifier Expansion in Counterexample Generalization
The idea is similar to that of the previous subsection. QbfWin eliminates literals from a counterexample x as
long as ∃x :∀i :∃c, x′ : xg ∧ F(x) ∧ T (x, i, c, x′) ∧ F(x′) is unsatisfiable. In contrast, SatWin1 avoids the universal
quantification over i by ensuring that ∃x :∃i :∃c, x′ : x ∧ i ∧ F(x) ∧ T (x, i, c, x′) ∧ F(x′) is unsatisfiable for some
concrete i. The latter check is potentially cheaper, but may result in fewer literals being eliminated from x. This
means that the refinement of F is less substantial, so more iterations may be needed. By partitioning the variables i
into i1 and i2 and checking ∃x :∃i : x∧ i∧F(x)∧∀i2 :∃c, x′ : T (x, i, c, x′)∧F(x′) for unsatisfiability, different trade-offs
between the generalization procedure of QbfWin and that of SatWin1 can be realized.
3.3.3. Efficient Implementation
Universal expansion needs to be implemented carefully in order to avoid an unnecessary blow-up of the formula
size, and to keep the time for the expansion low. Our experience showed that even small inefficiencies can cost orders
of magnitude in both metrics.
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Figure 10: Universal expansion
for counterexample computation.
Expansion for counterexample computation. Since F(x) and U(x, i) are inde-
pendent of c and x′, we apply universal expansion to ∀c2 :∃x′ : T (x, i, c, x′)∧¬G(x′)
and conjoin F(x) ∧ U(x, i) afterwards. The transition relation T is always fixed, but
¬G(x′) changes upon every restart of solverC in Line 8 of SatWin1. Hence, we ex-
pand T only once and store the resulting renamings x′1, . . . x
′
n of x
′. A copy of ¬G(x′)
is then added for each renaming x′i when solverC is initialized or restarted. This is
illustrated in Figure 10.
Expansion of T . In our implementation, T is originally given as a circuit of
AND-gates (where inputs can be negated). We perform the expansion of T directly
on this circuit and only encode the result into CNF. This facilitates efficient constant
propagation and other simplifications. When expanding a certain c ∈ c2, we only
copy those AND-gates that have c in their fan-in cone. Whenever the copy of some AND-gate has the same inputs
as some existing AND-gate, the existing gate is reused. Finally, the tool ABC [67] is called to simplify the expanded
circuit. This involves fraiging, which ensures that no two nodes in the circuit can represent the same function over
the inputs. Hence, equivalent (copies of) next-state signals will be represented by the same variable, which enables
a more substantial simplification of the ¬G(x′) copies (see Figure 10). Finally, duplicate renamings of the next-state
variables are removed. Since T is expanded only once, these simplifications can be afforded.
Expansion of ¬G(x′). First, we perform an even more aggressive compression of G(x′) than done by CompressCnf
in Algorithm 7. CompressCnf removes a clause c from a CNF A if
(
A \ {c})→ c, i.e., if the clause is implied by other
clauses of A already. We now remove a clause c from G(x′) if
(
F(x) ∧ T (x, i, c, x′) ∧ (G(x′) \ {c})) → c. Hence, the
compressed G(x′) will only be equivalent to the original G(x′) if the current state is in F, but this is asserted in all
SAT solver calls of SatWin1 anyway. For every renaming x′i of x
′ that has been created during the expansion of T ,
we then perform the following steps: First, G(x′i) is computed by applying the renaming. Second, G(x
′
i) is simplified
by removing tautological clauses and performing unit clause propagation. Finally, G(x′i) is negated, while auxiliary
variables that have already been introduced during the negation of other copies of G(x′) are reused. All these measures
contribute towards reducing the size of the expansion of ¬G(x′).
Expansion in counterexample generalization. This is easier, since no negation of a CNF is involved. Again, T
is expanded and the resulting renamings x′1, . . . x
′
n of x
′ are stored. Whenever a clause ¬xg is added to F, we do not
only add it to solverG but also add all the renamed next-state copies of the clause to solverG.
Configuration. In our experiments, choosing low numbers for |c2| only slowed down the SatWin1 procedure
compared to |c2| = 0. High numbers for |c2| did bring a speedup, though, with the best results achieved for c2 =
c. Furthermore, we observed that an explosion of the formula size can be avoided in most cases by our careful
implementation of the formula expansion. Hence, by default, we expand over all variables in c and only fall back to
c2 = ∅ if some memory limit is exceeded. For counterexample generalization, a speedup could only be achieved with
low numbers of |i2|. Hence, by default, we only expand one input signal. As a heuristic, we choose the signal that
causes the least number of gates to be copied when expanding the transition relation.
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Discussion. Our optimization of partial quantifier expansion can be used to realize different trade-offs between
the number of SAT solver calls and their costs in Algorithm 9. We hoped to find a sweet spot between these two cost
factors at low expansion rates, but our experiments suggest high rates at least for counterexample computation. While
the basic idea of quantifier expansion is simple, such high expansion rates require a careful implementation, like the
one discussed in this section, in order not to waste computational resources.
3.4. Reachability Optimizations
In this section, we present optimizations that exploit (un)reachability information when computing a winning
region with query learning. The optimizations can be applied to QbfWin (Algorithm 6) and to SatWin1 (Algorithm 9),
both with and without partial quantifier elimination. However, to simplify the presentation, we only explain the
optimizations for the case of QbfWin in detail. The application to SatWin1 works in exactly the same way.
3.4.1. Optimization RG: Reachability for Counterexample Generalization
Recall that a counterexample x |= F∧Forcee1(¬F) in QbfWin is a state that is part of the current over-approximation
F of the winning region, but this state cannot be part of the final winning region. The state is represented by a
minterm x over the state variables x. QbfWin generalizes x into a larger state region xg by eliminating literals as long
as F ∧ xg → Forcee1(¬F) holds, i.e., as long as F ∧ xg ∧ Forces1(F) is unsatisfiable. The reason is that any state
xa |= F ∧ xg ∧ Forces1(F) could potentially be part of the winning region, and thus must not be removed from F. Yet,
as an optimization, we can still remove such a state xa, as long as it is guaranteed that xa is unreachable from the
initial states. Using this insight, we can eliminate literals in a counterexample x as long as R∧ F ∧ xg → Forcee1(¬F),
where R(x) is an over-approximation of the reachable states in S. In QbfWin, this can be realized by conjoining R to
the QBF that is checked in Line 8. This may result in more literals being eliminated during the generalization, which
means that F is pruned more extensively. Ultimately, this can reduce the number of iterations in QbfWin.
Computing reachable states. The states that are reachable from the initial states in a specification S can be
defined inductively as follows: All states in I(x) are reachable. If a state x is reachable, then all states x′ |= ∃x, i, c : x∧
T (x, i, c, x′) are also reachable. In the synthesis setting, this definition can even be refined. Any over-approximation F
of the winning region is itself an over-approximation of the reachable states, not necessarily in the specification S, but
definitely in the final implementation. The reason is that no realization of Smust ever leave the winning region W, and
thus also not F. This insight can be used to compute a tighter set of reachable states by considering only transitions
that remain in F. In principle, the set of reachable states can easily be computed using a simple fixed-point algorithm.
However, we consider this to be too expensive, and instead work with over-approximations of the reachable states.
Such over-approximations are also useful in formal verification, and many methods to compute them exist [68].
Our approach. We avoid computing an over-approximation of the reachable states explicitly. Instead, we use an
idea that is inspired by the model checking algorithm IC3 [24]: Let R(x) be an over-approximation of the reachable
states. By induction, we know that a state x is definitely unreachable if I(x)→ ¬x and ¬x∧R(x)∧T (x, i, c, x′)→ ¬x′.
The formula says that if the current state is reachable but different from x, then the next state cannot be x either.
Hence, if x is not an initial state, then x can never be visited. The same reasoning applies if x is an incomplete cube
(or any other formula) representing a set of states. In IC3, ¬x is said to be inductive relative to the current knowledge
R about the reachable states. It can thus be used to refine R.
In our synthesis setting, we take the current over-approximation F as an over-approximation of the reachable states.
When generalizing a counterexample x, literals cannot only be eliminated if F ∧ xg → Forcee1(¬F) is preserved, but
also if ¬xg is inductive relative to F. The two criteria can be combined by requiring that
∃x∗, i∗, c∗,x :∀i :∃c, x′ : (I(x) ∨ F(x∗) ∧ ¬x∗g ∧ T (x∗, i∗, c∗, x))∧ xg ∧ F(x) ∧ T (x, i, c, x′) ∧ F(x′) (3)
xF
Force1(F)
s
xg
I xaxb
is unsatisfiable. Only the parts of the formula that are marked in blue are new. The
variables x∗, i
∗
and c∗ are previous-state copies of x, i and c, respectively. The original
version of the formula was true if some state xa |= F ∧ xg ∧ Forces1(F) exists. The
improved formula also requires that xa is either an initial state, or has a predecessor xb
in F ∧ ¬xg. This is illustrated in the figure on the right. If neither of these two criteria
holds, then we know that I(x) → ¬xa and ¬xa ∧ F(x) ∧ xg ∧ T (x, i, c, x′) → ¬x′a. This
means that ¬xa is inductive relative to F ∧ ¬xg, so xa is unreachable and can thus be
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removed even if it could potentially be part of the winning region. Note that we do not require inductiveness relative
to F but rather relative to F ∧ ¬xg. The intuitive reason is that F will be updated to F ∧ ¬xg, so a predecessor xb in
F ∧ xg does not count. The following theorem states that this procedure cannot prune F too much.
Theorem 13. For a realizable specification S, if Equation (3) is unsatisfiable, then F ∧ xg cannot contain a state
xa from which (a) the system player can enforce that F is visited in one step, and (b) which is reachable in some
implementation of S.
Proof. By contradiction, assume that there exists such as state xa. Any implementation of S must only visit states in
W. Hence, for xa to be reachable in an implementation, there must exist a play x0, . . . , xn, . . . of the game S such that
• x0 |= I (the play starts in the initial states),
• xn = xa (the play reaches xa at some step n),
• n ≥ 1 (that is, xa cannot be initial because this would satisfy Equation (3)), and
• x j |= W for all 0 ≤ j ≤ n (all states in the play are in the winning region and thus potentially reachable).
F
xg
I xkxk-1
xa
x0
W
Such a play is illustrated on the right. Since xa |= F ∧ xg, there must exist a smallest
k ≤ n such that x j |= F ∧ xg for all k ≤ j ≤ n. Now, xk is either initial or has a
predecessor xk−1 in F ∧ ¬xg (because xk−1 |= W,W → F, and xk−1 6|= F ∧ xg). Thus,
xk satisfies the new (blue) part of Equation (3). Since Equation (3) is unsatisfiable, the
system player cannot enforce that the play traverses from xk to F. Hence, xk cannot be
part of W. This contradiction means that such a path of reachable states ending in xa
cannot exist if Equation (3) is unsatisfiable. 
Theorem 13 only considers the case of a realizable specification. In case of unrealizability, the correctness ar-
gument is even simpler: Optimization RG cannot make QbfWin identify an unrealizable specification as realizable
because the additional conjuncts in Equation (3) can only have the effect that more states are removed from F, thus
F can only shrink below I faster. Another important remark is that QbfWin no longer computes the winning region
when optimization RG is enabled, but only a winning area according to Definition 5. The reason is that states of W
may be missing in F if they are unreachable.
3.4.2. Optimization RC: Reachability for Counterexample Computation
Similar to improving the generalization of counterexamples using unreachability information, we can also restrict
their computation to potentially reachable states. In addition to x |= F ∧ Forcee1(¬F), we require that the counterex-
ample x is either an initial state, or has a predecessor in F that is different from x. If neither of these two conditions is
satisfied, then x can only be unreachable and, thus, does not have to be removed from F.
Realization. In QbfWin, these additional constraints can be imposed by modifying the QBF query in Line 4 to
QbfSatModel
(∃x∗, i∗, c∗,x, i :∀c :∃x′ : (I(x) ∨ x∗ , x ∧ F(x∗) ∧ T (x∗, i∗, c∗, x))∧F(x) ∧ T (x, i, c, x′) ∧ ¬F(x′)). (4)
As before, the new parts are marked in blue, and x∗, i
∗
, and c∗ are the previous-state copies of x, i, and c, respectively.
The expression x∗ , x requires that at least one state variable x ∈ x has a different value than its previous-state copy.
Consequences. When executing LearnQbf with optimization RC on a realizable specification, the returned for-
mula F may not be a winning area according to Definition 5: item (3) of may be violated because from some un-
reachable states of F, it may be that the system player cannot enforce that F is reached in the next step. Conse-
quently, a system implementation can no longer be computed as a Skolem function for the variables c in the formula
∀x, i :∃c, x′ : T (x, i, c, x′)∧(F(x) → F(x′)) because this formula no longer holds true. Still, a system implementation
can be extracted, e.g., by computing Skolem functions for the c-signals in the negation of Equation (4).
Configuration. In our experiments, we achieve a significant speedup when applying optimization RG, especially
with our SAT solver based algorithm SatWin1. Optimization RC also gives some speedup for certain benchmarks,
but does not pay off on average. Hence, by default, we apply optimization RG but disable optimization RC.
3.5. Template-Based Approach
In the previous sections, a winning area was computed iteratively by starting with some initial approximation and
then refining this approximation based on counterexamples. This section presents a completely different approach,
where we simply assert the constraints that constitute a winning area and compute a solution in one go.
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Basic idea. We define a generic template H(x, k) for the winning area F(x) we wish to construct. H(x, k) is a
formula over the state variables x and a vector of Boolean variables k, which act as template parameters. Concrete
values k for the parameters k instantiate a concrete formula F(x) = H(x,k) over the state variables x. This reduces
the search for a propositional formula (the winning area) to a search for Boolean template parameter values. We can
now compute a winning area according to Definition 5 with a single QBF solver call (sat,k) :=
QbfSatModel
(
∃k :∀x, i :∃c, x′ :(I(x)→ H(x, k)) ∧ (H(x, k)→ P(x))∧ (H(x, k)→ (T (x, i, c, x′) ∧ H(x′, k)))) (5)
With the resulting template parameter values k, the induced instantiation F(x) = H(x,k) of H(x, k) is then computed.
Completeness of templates. A template H(x, k) does not necessarily have to be complete in the sense that it can
represent every formula F(x) over the state variables with some choice for the parameters k. We rather restrict the
expressiveness of templates deliberately in order to reduce the search space for the solver. The underlying assumption
is that many specifications have a winning area that can be represented as a “simple” formula over the state variables.
We will use templates that are parameterized in their expressive power. As a general strategy, we will start with a low
value for some expressiveness parameter N, and increase N as long as Equation (5) is unsatisfiable. Detecting unreal-
izability is difficult with this approach, though. Only if Equation (5) is unsatisfiable for a template that can represent
every function F(x) over the state variables, we can conclude that the corresponding specification is unrealizable.
Concrete realizations. While the basic idea of the template-based approach is simple, there are many ways to
realize it. One degree of freedom lies in the definition of the generic template H(x, k) and its parameters. Two concrete
suggestions will be made in the following subsections. Another source of freedom lies in the way to solve Equation (5).
An approach using SAT solvers instead of a single call to a QBF solver will be presented in Section 3.5.3.
3.5.1. CNF Templates
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Figure 11: Circuit illustration of a generic CNF template.
Figure 11 shows a circuit that illustrates how the tem-
plate H(x, k) can be defined as a parameterized CNF for-
mula over the state variables x. That is, F(x) is repre-
sented as a conjunction of clauses over the state variables.
Template parameters k define the shape of the clauses.
The trapezoids in Figure 11 are multiplexers that select
one of the inputs on the left depending on the signal value
fed in from below. A CNF encoding of this circuit such
that it can be used in Equation (5) is straightforward [30].
The construction in Figure 11 works as follows. First,
a maximum number N of clauses is fixed. This number
configures the expressiveness of the template. Next, three
vectors kc, kv, kn of template parameters are introduced.
Together, they form k = kc ∪ kv ∪ kn. The meaning of the
parameters is as follows.
• If parameter kci with 1 ≤ i ≤ N is true, then clause i is used in F(x), otherwise not. This is achieved by making
the clause true (and thus irrelevant in the conjunction of clauses) if kci is false.• If parameter kvi, j with 1 ≤ i ≤ N and 1 ≤ j ≤ |x| is true, then the state variable x j ∈ x appears in clause i of F(x),
otherwise not. This is realized with a multiplexer that sets the corresponding literal in the clause to false (thus
making it irrelevant in the disjunction) if kvi, j is false.• If parameter kni, j is true, then the state variable x j can appear in clause i only negated, otherwise only unnegated.
This is realized with a multiplexer that selects between x j and ¬x j. If kvi, j is false, then kni, j is irrelevant.
This results in |k| = 2 · N · |x| + N template parameters.
Example 14. For x = (x1, x2, x3) and N = 3, the CNF (x1 ∨ ¬x2) ∧ (¬x3) can be realized with
• kc1 = kc2 = true and kc3 = false (only clause 1 and 2 are used),• kv1,1 = kv1,2 = true and kv1,3 = false (clause 1 contains x1 and x2 but not x3),• kv2,3 = true and kv2,1 = kv2,2 = false (clause 2 contains x3 but not x1 and not x2),• kn1,1 = false and kn1,2 = true (clause 1 contains x1 unnegated and x2 negated), and
28
• kn2,3 = true (clause 2 contains x3 negated).
All other parameters are irrelevant.
Choosing N is delicate. If N is too low, we will not find a solution, even if one exists. If it is too high, we waste
computational resources and may find an unnecessarily complex winning region. In our implementation, we solve
this dilemma by starting with N = 1 and increasing N by one upon failure until we reach N = 4. From there, we
double N upon failure. We stop if we get a negative answer for N ≥ 2|x| because any Boolean formula over x can be
represented in a CNF with less than 2|x| clauses.
3.5.2. AND-Inverter Graph Templates
Another option is to define the template H(x, k) as a network of AND-gates and inverters, fed by the state variables
x. The parameters k define the connections between the gates and the state variables, as well as the negation of signals.
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Figure 12: Circuit illustration of a generic AND-inverter graph template.
Figure 12 gives a concrete proposal
for defining such a template. The tem-
plate is again illustrated as a circuit, but
can easily be encoded into CNF. A
maximum number N of AND-gates is
chosen first. The first gate can have all
state variables as input, either negated
or unnegated. The second gate can also
have the output of the first gate as input.
The third gate can have the output of the
first two gates as additional inputs, and
so on. The output of the last AND-gate
defines H(x, k), again with a possible negation. The template parameters k define which inputs of a gates are actually
used or ignored, and which inputs are used negated or unnegated. We distinguish five groups of parameters.
• If parameter kvi, j with 1 ≤ i ≤ N and 1 ≤ j ≤ |x| is true, then x j ∈ x appears as input of gate i, otherwise not.• If parameter kni, j with 1 ≤ i ≤ N and 1 ≤ j ≤ |x| is true, then gate i can only use the negated variable x j as input,
otherwise only the unnegated variable.
• If kui, j with 1 ≤ i ≤ N and 1 ≤ j < i is true, then the output of gate j is an input of gate i, otherwise not.• If kmi, j with 1 ≤ i ≤ N and 1 ≤ j < i is true, then gate i can only use the negated output of gate j as input,
otherwise only the unnegated output.
• The single parameter kn defines if the output of the final gate defines H(x, k) or ¬H(x, k).
This gives |k| = N · (2 · |x| + N − 1) + 1 template parameters.
Example 15. We continue Example 14, where x = (x1, x2, x3), N = 3 and F(x) = (x1 ∨ ¬x2) ∧ (¬x3), which can be
rewritten to ¬(¬x1 ∧ x2) ∧ (¬x3). This formula can be realized with
• kv2,1 = kv2,2 = true and kv2,3 = false (gate 2 uses x1 and x2 as input but not x3),• kn2,1 = true and kn2,2 = false (gate 2 uses x1 negated and x2 unnegated),• ku2,1 = false (gate 2 ignores the output of gate 1),• kv3,3 = true and kv3,1 = kv3,2 = false (gate 3 uses x3 as input but not x1 and not x2),• kn3,3 = true (gate 3 uses x3 negated),• ku3,2 = km3,2 = true and ku3,1 = false (gate 3 uses the negated output of gate 2 but ignores the output of gate 1), and
• kn = false (the output H(x, k) is defined by the unnegated output of gate 3).
All other parameters are irrelevant. In particular, the output of gate 1 is completely ignored.
In our implementation, choosing N works in the same way as for the CNF template: starting with N = 1, N is
increased by 1 in case of unsatisfiability of Equation (5) until N = 4 is reached. From there, N is doubled upon
failure. There is a straightforward way to represent a CNF with N clauses as a network of N + 1 AND-gates. Hence,
the criterion for detecting unrealizability with CNF templates can also be applied here: If Equation (5) is unsatisfiable
for N > 2|x|, the specification must be unrealizable.
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Algorithm 10 TemplWinSat: An algorithm to compute template instantiations using SAT solvers.
1: procedure TemplWinSat
(
H(x, k), (x, i, c, I,T, P)
)
, returns: A winning area F(x) or “fail”
2: G(k, t) := true
3: while true do
4: if sat = false in (sat,k) := PropSatModel
(
G(k, t)
)
then
5: return “fail”
6: if correct = true in (correct, x, i) := Check
(
H(x,k), (x, i, c, I,T, P)
)
then
7: return H(x,k)
8: tc := CreateFreshCopy(c), tx := CreateFreshCopy(x′)
9: G(k, t) := G(k, t) ∧ (I(x)→ H(x, k)) ∧ (H(x, k)→ P(x)) ∧ (H(x, k)→ (T (x, i, tc, tx) ∧ H(tx, k)))
10: procedure Check
(
F(x), (x, i, c, I,T, P)
)
, returns: (correct, x, i)
11: if sat = true in (sat, x) := PropSatModel
(
(I(x) ∧ ¬F(x)) ∨ (F(x) ∧ ¬P(x))) then
12: return (true, x,
∧
i∈i ¬i)
13: U(x, i) := true
14: while true do
15: if sat = false in (sat, x, i) := PropSatModel
(
F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬F(x′)) then
16: return (true, true, true)
17: if sat = false in (sat, c) := PropSatModel
(
F(x) ∧ x ∧ i ∧ T (x, i, c, x′) ∧ F(x′)) then
18: return (false, x, i)
19: else
20: U(x, i) := U(x, i) ∧ ¬PropMinUnsatCore(x ∧ i, c ∧ F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬F(x′))
3.5.3. Implementation with SAT Solvers
In this section, we present an extension of the Counterexample-Guided Inductive Synthesis (CEGIS) approach
that allows us to compute satisfying assignments of Equation (5) with SAT solvers instead of a QBF solver.
Basic idea. Recall that CEGIS (see Section 2.6) is an approach to compute satisfying assignments in formulas of
the form ∃e :∀u : F(e, u) by iterative refinements of a solution candidate. With
M(k, x, i, c, x′) =
(
I(x)→ H(x, k)) ∧ (H(x, k)→ P(x)) ∧ (H(x, k)→ (T (x, i, c, x′) ∧ H(x′, k)))
being an abbreviation for the matrix of the QBF in Equation (5), our task is now to compute a satisfying assignment for
the parameters k in ∃k :∀x, i :∃c, x′ : M(k, x, i, c, x′). Hence, there is an additional existential quantifier on the inner-
most level. This existential quantifier does not affect the computation of solution candidates significantly: Candidates
are satisfying assignments for the variables k in
∧
(x,i)∈D ∃c, x′ : M(k, x, i, c, x′), where the existential quantification of c
and x′ can be handled by renaming these variables in every copy of M and then calling a SAT solver. The computation
of counterexamples, i.e., values for the variables x and i, becomes more intricate, though. Instead of a satisfying
assignment for ¬F(e, u), we now need to compute an assignment x, i for the variables x, i in ¬∃c, x′ : M(k, x, i, c, x′),
where k represents fixed values for the variables k. The negation turns the existential quantification into a universal
one. The resulting quantifier alternation prevents us from computing counterexamples with a single call to a SAT
solver. A QBF solver could be used, but the idea of this section is to substitute QBF solving with plain SAT solving.
Hence, we will use an iterative approach that is similar to SatWin1 in Algorithm 9 to compute counterexamples.
Algorithm. The procedure TemplWinSat in Algorithm 10 takes as input a template H(x, k) for a winning area as
well as a safety specification S. As output, it returns either a concrete winning area F(x) as an instantiation of the
template H(x, k), or “fail” of no instantiation of H(x, k) can be a winning area. The structure of the algorithm is the
same as for CegisSmt in Algorithm 5: The formula G(k, t) accumulates constraints that the template parameters k have
to satisfy, where t is a vector of auxiliary variables. Line 4 computes candidate template parameter values k in form of
a satisfying assignment for G. If the formula is unsatisfiable, then no template instantiation can be a winning area and
the procedure returns “fail”. If the formula is satisfiable, a candidate winning area F(x) = H(x,k) is computed using
the parameter values k. Next, the candidate is checked in Line 6. This step is different to CegisSmt in Algorithm 5
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and explained in the next paragraph. If the candidate is correct, it is returned. Otherwise, the procedure Check returns
a counterexample in form of a satisfying assignment x, i for the variables x, i. The meaning of this counterexample is
that ∃c, x′ :(I(x)→ H(x,k))∧ (H(x,k)→ P(x))∧ (H(x,k)→ (T (x, i, c, x′)∧H(x′,k))) does not hold, thus witnessing
that k cannot be a solution to Equation (5) yet. To make sure the candidate of the next iteration works also for the
counterexample x, i, the constraints on k are refined accordingly in Line 9. The variables c and x′ are renamed to fresh
auxiliary variables in order to account for their existential quantification.
Counterexample computation. The procedure Check in Algorithm 10 is a helper routine for TemplWinSat
that checks if a given candidate F(x) is a winning area. It returns correct = true if this is the case. Otherwise,
it sets correct = false and returns a counterexample x, i witnessing the incorrectness. Line 11 checks if the first
two properties in the definition of a winning area F, namely I → F and F → P, are satisfied (see Definition 5).
If this is not the case, a satisfying assignment x is returned as a counterexample witnessing this defect. The input
vector i returned as part of the counterexample is irrelevant in this case. Otherwise, Check turns to verifying the third
property of a winning area, namely F → Forces1(F). Here, we search for a counterexample x, i such that no value
c can prevent the system from leaving F(x) if the environment picks input i from state x |= F(x). The same kind of
counterexample computation was performed already by SatWin1 in Algorithm 9, so we simply reuse this algorithm
here. The difference is that F(x) is not refined by Check. Thus, there is no need for lazy updates of ¬F(x′), which
renders quite some lines of Algorithm 9 obsolete.
An optimization. The check in Line 11 of Algorithm 10 can actually be omitted if we ensure that ∀x, k : I(x) →
H(x, k) and ∀x, k : H(x, k) → P(x) holds by the construction of the template H(x, k). This can easily be achieved by
taking any template H′(x, k) and defining a new template H(x, k) =
(
H′(x, k)∧ P(x))∨ I(x), given that I(x)∧¬P(x) is
unsatisfiable (otherwise the specification is trivially unrealizable). We use this optimization in our implementation.
Incremental solving. Algorithm 10 is well suited for incremental SAT solving. We propose to use three solver
instances. The first one stores G and is used for Line 4. Constraints are only added to G in Line 9, so no re-initialization
is needed. The second solver instances stores F(x) ∧ U(x, i) ∧ T (x, i, c, x′) ∧ ¬F(x′) and is used in Line 15 and 20. It
is (re-)initialized when Check is called. After that, clauses are only added to U in Line 20. Finally, the third solver
instance stores F(x)∧T (x, i, c, x′)∧F(x′) and is used in Line 17. This instance is also (re-)initialized whenever Check
is called. This CNF does not change at all during the execution of Check. The conjunctions with x, i and c are realized
with assumption literals that are temporarily asserted.
3.5.4. Discussion
The template-based approach has a potential for finding simple winning areas quickly. There may exist many
winning areas that satisfy the constraints given by Definition 5. The algorithms SafeWin, QbfWin and SatWin1
discussed earlier will always compute the largest possible winning area (modulo unreachable states if used with
optimization RG or RC). The template-based approach is more flexible in this respect. As an extreme example,
suppose that there is only one initial state, it is safe, and the system can enforce that the play stays in this state.
Suppose further that the winning region is complicated. The template-based approach may find F = I quickly, while
the other approaches may require many iterations to compute the winning region.
On the other hand, the template-based approach can be expected to scale poorly if no simple winning area exists
or if the synthesis problem is unrealizable. Starting with a small expressiveness parameter N, Equation (5) will be
unsatisfiable, so N is increased. With increasing N, the search space for the solver increases, which results in longer
execution times. For unrealizable specifications, we can only terminate once N > 2|x| (when using our CNF or AND-
inverter graph templates). Except for specifications with a very low numbers of state variables, a timeout is likely to
be hit before this point can be reached.
3.6. Reduction to Effectively Propositional Logic (EPR)
The template-based approach presented in the previous section may work well if a simple representation of a
winning area exists. However, one drawback is the need to select a template, which is a delicate matter. It would be
more desirable to directly compute a winning area as a Skolem function of a quantified formula. Unfortunately, the
definition of a winning area (Definition 5) not only involves the winning area F(x) but also its next-state copy F(x′).
Hence, we have to compute two Skolem functions, and the two functions have to be functionally consistent. This
problem cannot be formulated as a QBF formula with a linear quantifier prefix, but requires more expressive logics.
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3.6.1. Using Henkin Quantifiers
One solution is to use so-called Henkin quantifiers [69], which are quantifiers that are only partially ordered. This
partial order can be used to restrict variable dependencies. In particular, a winning area F(x) can be computed as a
Skolem function for the variable w in
∀x :∃w :∀i :∃c :
∀x′ :∃w′ :
(
I(x)→ w) ∧ (w→ P(x)) ∧ (w ∧ T (x, i, c, x′)→ w′) ∧ ((x = x′)→ (w = w′)).
This formulation ensures that the Skolem function F(x) for w can only depend on x, and the Skolem function G(x′)
for w′ can only depend on x′. The last constraint enforces functional consistency between F and G, i.e., F and G are
actually the same function but applied to different parameters. The logic of applying Henkin quantifiers to proposi-
tional formulas is called Dependency Quantified Boolean Formulas (DQBF) and was first described by Peterson and
Reif [70]. Deciding whether a DQBF formula is satisfiable is NEXPTIME complete [70]. In addition to this high
complexity, only a few approaches and tools to solve DQBF formulas have recently been proposed [71, 72]. For this
reason, we did not implement a DQBF-based solution but we rather use EPR, where mature solvers are available.
3.6.2. Using Effectively Propositional Logic (EPR)
Recall from Section 2.1.4 that EPR is the set of first-order logic formulas of the form ∃x :∀y : F(x, y), where F
is a quantifier-free formula in CNF that must not contain function symbols but can contain predicate symbols. These
predicate symbols are implicitly quantified existentially. We seek a winning area F(x) satisfying the three properties
of Definition 5, which can be combined to
∃F :∀x, i :∃c, x′ :(I(x)→ F(x)) ∧ (F(x)→ P(x)) ∧ (F(x)→ (T (x, i, c, x′) ∧ F(x′))).
In order to transform this constraint into EPR, we need to perform several steps, which are similar to those by Seidl et
al. [73] when transforming QBF formulas into EPR.
Step 1. We replace all the Boolean variables x, i, c, x′ by corresponding first-order domain variables. Since the
original variables can only take two different values, we introduce a unary predicate V to represent the truth value of
a domain variable. We also introduce two domain constants > and ⊥ to encode true and false, and add the axioms
V(>) and ¬V(⊥) to the final EPR formula.
Step 2. We introduce predicate symbols I(x), P(x), T (x, i, c, x′) and F(x) to represent the different parts of the
formula. The predicates I, P and T are equipped with additional constraints that fully define their truth value based
on the truth values of the variables on which they depend. The predicate F is left unconstrained because it represents
the winning area we wish to compute.
Step 3. We eliminate the existential quantification over c and x′. Since T is deterministic and complete (Defini-
tion 4), the one-point rule (2) can be used to eliminate the existential quantification over x′:
∃F :∀x, i :∃c :∀x′ :(I(x)→ F(x)) ∧ (F(x)→ P(x)) ∧ ((F(x) ∧ T (x, i, c, x′))→ F(x′)).
The existential quantification over c is eliminated by Skolemization: for every c j ∈ c, we introduce a new predicate
C j(x, i). All occurrences of V(c j) in the definition of T are then replaced by C j(x, i). This gives a formula of the form
∃F,C1, . . . ,C|c| :∀x, i, x′ :(I(x)→ F(x)) ∧ (F(x)→ P(x)) ∧ ((F(x) ∧ T (x, i, x′))→ F(x′)).
Step 4. The body of the resulting formula needs to be encoded into CNF. Since we have a conjunction of
implications on the top-level, this is mainly a matter of encoding the constraints defining I, P and T into CNF. Note
that the standard Tseitin [30] or Plaisted-Greenbaum [31] transformations introduce new auxiliary variables that are
quantified existentially on the innermost level. Since this is not allowed in EPR, these auxiliary variables need to be
eliminated again. Similar to the elimination of the variables c in Step 3, we do this by introducing new predicates. To
increase efficiency, we do not pass all variables of x, i, x′ as arguments to the new predicates, but rather analyze the
variable dependencies structurally and pass only the relevant ones.
Solving the resulting EPR formula. We call iProver on the resulting EPR formula. iProver is an instantiation-
based first-order theorem prover that can produce implementations for the predicates that occur in the formula. This
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means that the solver directly returns a winning area F(x). Since we represent the truth values of the variables c j ∈ c
with predicates C j(x, i), we can also extract an implementation from the solver result.8 That is, there is no need to
apply the circuit construction methods that will be presented in Chapter 4 when using the EPR synthesis approach.
Discussion. Similar to the template-based approach from Section 3.5, this approach does not compute the winning
region but some winning area. It can thus benefit from situations where the winning region is complicated but a simple
winning area exists. In contrast to the template-based approach, there is no need to guess a template and to increase the
expressiveness of the template if no solution is found. The price that is payed for this benefit is the higher worst-case
complexity for checking the satisfiability of the constructed formulas because a more expressive logic is used.
3.7. Parallelization
SATWIN1
F(x)
U(x,i)
TEMPLWIN
QBFGEN
SATGEN
IFM'13
(x,i)
Figure 13: Parallelized strategy computation.
The various methods for strategy computation presented so far
have different strengths and weaknesses and, consequently, perform
well on different classes of benchmarks. To a smaller extent, differ-
ent characteristics can also be observed within one method when run
with different optimizations or solvers. In this section, we thus com-
bine different methods and configurations in the hope to inherit all their
strengths while compensating their weaknesses. We do this in a paral-
lelized way, where individual methods are running in separate threads
but share discovered information that may be helpful for others.
Figure 13 gives a proposal for combining a promising subset of
the methods (or fragments thereof). Arrows denote information that is
exchanged between threads.
SatWin1 threads. The SatWin1 threads execute the SatWin1 procedure from Algorithm 9 and can be seen as the
main workhorse. Individual SatWin1 threads can be run with or without optimization RG, with or without quantifier
expansion, and with different SAT solvers. All newly discovered clauses of the winning region F(x) are put into
a central database and communicated to the other threads. Newly discovered U-clauses are also shared between
SatWin1 threads. In order for this to work, the SatWin1 threads need be synchronized regarding their restarts of
solverC, i.e., they need to work with the same version of ¬G(x′) at any time. If several SatWin1 threads are running
in a mode where they perform universal expansion, the expansion is only done by one thread (while the others sleep)
in order not to waste resources (like stressing the memory bus unnecessarily).
QbfGen threads. The QbfGen threads take existing clauses from F and attempt to generalize them further by
eliminating more literals. This is done as in Line 5 to Line 9 of the QbfWin procedure in Algorithm 6 using a
QBF solver. If a clause could be shortened, the reduced clause is communicated to all other threads. Individual
QbfGen threads can be run with or without optimization RG, with or without QBF preprocessing, and with or without
incremental QBF solving (the combination of incremental solving plus preprocessing is not available).
SatGen threads. These threads take counterexamples (x, i), as computed by the SatWin1 threads, and compute
all generalizations using a SAT solver (as illustrated in Figure 7). The resulting F-clauses are shared.
TemplWin threads. These threads implement the template-based method from Section 3.5, using CNF templates
of increasing size. The clauses from F are considered as fixed over-approximation of the winning area to compute
— the threads only compute additional clauses such that a winning area is obtained. A timeout of 20 seconds makes
the thread try again (with a potentially refined set F of fixed clauses) if a solution cannot be found quickly. The short
timeout is justified by the observation that the template-based approach either finds a solution quickly or not at all.
The QBF-based implementation and the SAT-based implementation of the template-based approach are alternated
from timeout to timeout. The TemplWin threads are information sinks: the only information communicated back to
other threads is a request to terminate if a solution has been found.
Ifm’13 threads. These threads execute a reimplementation of the SAT-based synthesis method proposed by
Morgenstern et al. [74]. This method maintains an over-approximation G(x) of the winning region W(x) as well as
over-approximations of sets of states from which the environment can win the game in different numbers of steps. We
8Because of the poor scalability of the EPR approach in our experiments, we did not implement a parser for the predicate implementations
returned by iProver in our tool yet.
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couple G(x) with F(x): If new clauses are added to G(x), then they are also added to F(x) and communicated to the
other threads. If other threads discover new F-clauses, they are also added to G in the Ifm’13 threads.
Configuration. When only one thread is available, we make it execute SatWin1 with optimization RG, quantifier
expansion and MiniSat as underlying SAT solver. If two threads are available, the second one executes TemplWin
(with DepQBF, Bloqqer and MiniSat). If three threads are available, the third thread runs Ifm’13 using MiniSat. With
four threads, we also use a second instance of SatWin1, but with quantifier expansion disabled. With five threads, we
also include a SatGen thread, and with six threads we also include a QbfGen thread.
Variations. The current realization always shares all discovered clauses that refine the winning region with all
other threads. Another option is to share only small clauses (where the number of literals is below some threshold) in
order to reduce the communication overhead. In general, smaller clauses refine the winning region more substantially
than larger ones, so this approach would focus on communicating only significant findings. Another promising ex-
tension is to include also threads that run BDD-based algorithms, e.g., a BDD-based realization of Algorithm 1. The
BDD-based threads can directly use clauses discovered by other threads to refine the BDD that represents the winning
region. Communication in the other direction is possible as well: many BDD libraries provide functions to convert a
BDD into CNF. While it may be expensive to share all clauses of such a CNF translation, it may still be beneficial to
factor out a set of small clauses and communicate them.
Discussion. The main purpose of our parallelization is to combine different methods that complement each other.
Exploiting hardware parallelism in only a secondary aspect because, due to the high worst-case complexities, even a
speedup factor of, say, 10 may have little impact on the ability of solving larger benchmark instances. Furthermore,
we do not claim that our choice of distributing workload over the threads is in any way optimal. We rather selected
the methods to run in individual threads quite greedily, based on the performance results when running methods in
isolation (see Chapter 5) and based on experiments with subsets of the benchmarks. However, there is such a plethora
of possibilities for combining different methods, fragments thereof, optimizations, heuristics and solver configurations
that finding particularly good configurations is quite an intricate task. Hence, we rather see the main contribution of our
parallelization in providing a “playground” for combining different approaches and configurations. It demonstrates
that a parallelized way of combining different SAT-based synthesis approaches is easily possible. This stands in
contrast to BDD-based synthesis algorithms, where a parallelization is often much more difficult to achieve. Our
parallelization goes far beyond a pure portfolio approach because fine-grained information about refinements of the
winning region, discovered counterexamples and unsuccessful attempts to compute counterexamples is exchanged
between the threads as soon as discovered. This information can speed up the progress in other threads and thus
stimulate “cross-fertilization” effects.
4. From Strategies to Circuits
In Chapter 3, we presented a number of SAT-based methods to compute a strategy for defining the control signals
c such that a given safety specification is enforced. Recall that such a strategy is a formula S (x, i, c, x′) such that
∀x, i :∃c, x′ : S (x, i, c, x′). That is, for every state x and input i, the strategy will contain at least one vector of control
values c that is allowed in this situation. In many situations, many control values can be allowed, though. The task is
now to compute a system implementation in form of a function f : 2x × 2i → 2c to uniquely define the control signals
c based on the current state variables x and the uncontrollable inputs i. The system implementation f is supposed to
implement the strategy in the sense that ∀x, i :∃x′ : S (x, i, f (x, i), x′) holds. That is, for all concrete assignments x, i,
the control variable assignment c = f (x, i) computed by f must be allowed by the strategy S . Finally, this function
f needs to be implemented as a circuit. Obviously, we prefer fast algorithms that produce small circuits. In order to
achieve this, the freedom in the strategy relation S needs to be exploited cleverly.
A cofactor-based algorithm to solve the problem has already been presented in Section 2.4.3. It can be seen
as the “standard method” for computing an implementation from a strategy, and can easily be implemented using
BDDs. In the following subsections, we will present alternative approaches that use SAT- or QBF solvers instead.
The presented approaches are not specific to safety specifications. However, in many cases, the specific structure of
strategies S (x, i, c, x′) = T (x, i, c, x′)∧ (W(x)→ W(x′)) for safety specifications can be exploited. We will thus always
present the general approach first, and then discuss an efficient implementation for safety synthesis problems. As a
preprocessing step to all our methods, we simplify W by calling CompressCnf (see Algorithm 7) with literal dropping
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enabled in order to remove redundant literals and clauses from W. As a postprocessing step to all our methods, we
invoke the tool ABC [67] in order to reduce the size of the produced circuits.
4.1. QBF Certification
A system implementation can be computed as Skolem function for the signals c in ∀x, i :∃c, x′ : S (x, i, o, x′). The
QBFCert [25] framework by Niemetz et al. computes such Skolem functions for satisfiable QBFs from proof traces
produced by the DepQBF [48] solver. The resulting Skolem functions are produced as circuits in AIGER format.
Hence, in our setting, a single call to QBFCert suffices to compute a system implementation in form of a circuit.
4.1.1. Efficient Implementation for Safety Synthesis Problems
While the basic approach is simple, we can still apply some optimizations to increase the efficiency for the case
of safety synthesis problems.
QBF formulation. Instead of computing a Skolem function for the variables c in the formula
∀x, i :∃c, x′ : T (x, i, c, x′) ∧ (W(x)→ W(x′)) (6)
we rather compute a Herbrand function in its negation ∃x, i :∀c, x′ :¬T (x, i, c, x′)∨(W(x)∧¬W(x′)). Because T is both
deterministic and complete (Definition 4), the one-point rule (2) can be applied to turn the universal quantification
over x′ into an existential quantification:
∃x, i :∀c :∃x′ : T (x, i, c, x′) ∧W(x) ∧ ¬W(x′). (7)
Just like most QBF solvers, QBFCert requires a PCNF as input. Since most of our methods to compute a winning
region (or winning area) produce W in CNF, we only need to transform T and ¬W(x′) into CNF. In contrast, using
Equation (6) would require an additional CNF encoding of the implication W(x)→ W(x′). Another advantage of using
Equation (7) lies in the size of the proofs: since the QBF is now unsatisfiable, the QBFCert framework processes a
clause resolution proof instead of a cube resolution proof. These clause resolution proofs are often smaller.
Algorithm 11 NegLearn: Computing a CNF representation for the
negation of a formula F(x).
1: procedure NegLearn(F(x)), returns: ¬F(x) in CNF
2: N(x) := true
3: while sat = true in (sat, x) := PropSatModel
(
F(x) ∧ N(x)) do
4: N(x) := N(x) ∧ ¬PropMinUnsatCore(x,¬F(x))
5: return N(x)
Negation of W(x′). For complex
benchmarks, the auxiliary files pro-
duced by QBFCert can still grow very
large (hundreds of GB). One reason
is that a straightforward CNF encod-
ing of ¬W(x′) requires many auxiliary
variables and clauses. We can reduce
the size of the auxiliary files (by up to
a factor of 30 in our experiments) by
computing a CNF representation of ¬W(x′) without introducing auxiliary variables. The procedure NegLearn in
Algorithm 11 computes such a negation with query learning. It follows the principle of CnfLearn, shown in Algo-
rithm 4, and uses a SAT solver to implement the queries: As long as N is not yet equivalent to ¬F, i.e., F ∧ N is still
satisfiable, NegLearn refines N with a clause that excludes the cube x witnessing this insufficiency. By taking the
unsatisfiable core, the clause eliminates also other counterexamples. Since clauses are only added to N, NegLearn is
well suited for incremental SAT solving.
4.1.2. Discussion
Dependencies between control signals. In contrast to CofSynt from Algorithm 2, the QBF certification approach
computes a circuit for all control signals simultaneously. This can be both an advantage and a disadvantage. The
advantage is that dependencies between control signals can potentially be handled more effectively. CofSynt can
only take local decisions and fixes an implementation for one control signal without considering the consequences
on other control signals (as long as some solution for the other signals still exist). The QBF certification approach is
free to make global decisions when fixing the individual circuits. On the other hand, considering all control signals
simultaneously instead of decomposing the problem into smaller subproblems can also be a scalability disadvantage.
Dependencies on reasoning engine. The performance of QBFCert as well as the quality of the resulting circuit
depend on the ability of DepQBF to find a compact unsatisfiability proof quickly. In this sense, the technique strongly
35
depends on the underlying symbolic reasoning engine. This is similar to CofSynt when implemented using BDDs,
where the ability to find a good variable ordering can influence the circuit size and the execution time heavily.
4.2. QBF-Based Query Learning
In this section, we introduce an approach that is also based on QBF solving, but constructs circuits for one control
signal after the other. In this respect, it is more similar to CofSynt presented in Algorithm 2. However, in contrast to
CofSynt, we rely on query learning to exploit implementation freedom in the strategy in order to obtain small circuits.
The query learning algorithms introduced in Section 2.5 compute a certain representation of a given target formula
G(x) precisely. That is, the resulting formula F(x) will be equivalent to the target G(x). This is achieved by starting
with some initial approximation for F, and refining this approximation based on counterexamples witnessing that
F , G. These counterexamples are also generalized to speed up the progress. The same formula G is used both for
computing counterexamples and for generalizing them. However, by using two different formulas G1 and G2 in these
two phases, we can also compute a function F such that G1 → F → G2. This idea can be used to exploit freedom in
defining F, where the freedom is defined by (the difference between) G1 and G2. Note that F is actually an interpolant
for G1 ∧ ¬G2 (see Section 2.1.1). Thus, this way of query learning with freedom can be seen as a special way to
compute interpolants. However, depending on the underlying reasoning engine used in query learning, the formulas
G1 and G2 do not have to be quantifier-free. Furthermore, by choosing an appropriate learning algorithm, we can
control the shape of F. For instance, a CNF learning algorithm will produce F in form of a CNF formula.
In the following, we will present a circuit synthesis algorithm based on CNF learning using a QBF solver. CNF
learning is particularly suitable in this setting because QBF solvers require formulas in PCNF, so building up the so-
lution in CNF reduces the overhead (especially in terms of formula size) imposed by CNF transformations. Solutions
with other learning algorithms have been proposed by Ehlers et al. [61]. After introducing the basic algorithm, we
will also discuss an efficient realization for safety synthesis problems.
4.2.1. QBF-Based CNF Learning
Algorithm 12 QbfSynt: Synthesizing circuits with QBF-based CNF learning.
1: procedure QbfSynt(S (x, i, c, x′))
2: for c j ∈ c do
3: M1(x, i) := ∀c, x′ :¬S (x, i, (c0, . . . , c j−1, false, c j+1, . . . , cn), x′)
4: M0(x, i) := ∀c, x′ :¬S (x, i, (c0, . . . , c j−1, true, c j+1, . . . , cn), x′)
5: F j(x, i) := true
6: while sat in (sat, x, i) := QbfSatModel
(∃x, i : F j(x, i) ∧ M0(x, i)) do
7: dg := QbfGeneralize
(
x ∧ i, M1(x, i))
8: F j(x, i) := F j(x, i) ∧ ¬dg
9: dumpCircuit
(
c j, F j(x, i)
)
10: S (x, i, c, x′) := S (x, i, c, x′) ∧ (c j ↔ F j(x, i))
11: procedure QbfGeneralize
(
d, M1(x, i)
)
,
returns: dg ⊆ d such that dg ∧ M1 is unsatisfiable
12: dg := d
13: for each literal l in dg do
14: dt := dg \ {l}
15: if ¬QbfSatModel(∃x, i : dt ∧ M1(x, i)) then
16: dg := dt
17: return dg
QbfSynt in Algorithm 12
presents a CNF learning al-
gorithm, implemented using a
QBF solver. It synthesizes
a circuit from a given strat-
egy S (x, i, c, x′) while exploit-
ing the freedom in S in order
to obtain small circuits. Qbf-
Synt does not return any re-
sult but directly dumps the pro-
duced circuits. Individual cir-
cuits are computed for one c j ∈
c after the other. In this re-
spect, QbfSynt is similar to
CofSynt (Algorithm 2) but dif-
ferent from QBF certification
as presented in Section 4.1.
Definition of M1 and M0.
Line 3 of QbfSynt computes
the formula M1(x, i), which
describes all (x, i)-assignments
for which the current control
signal c j must be set to true:
Recall from CofSynt (Algorithm 2) that the formula C0(x, i) := ∃x′, c : S (x, i, (c0, . . . , c j−1, false, c j+1, . . . , cn), x′)
characterizes the set of all (x, i)-assignments for which c j = false is allowed by the strategy S . Its negation
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M1(x, i) = ¬C0(x, i) is thus the set of all situations where c j = false is not allowed by S , i.e., where c j must be
set to true. Analogously, the formula M0(x, i) represents the set of all (x, i)-assignments for which c j must be false.
Learning an implementation F j. The lines 5 to 8 compute a CNF formula F j(x, i) such that M1(x, i) →
F j(x, i) → ¬M0(x, i) using a variant of CnfLearn from Algorithm 4. The first implication M1 → F j ensures that
F j is true whenever c j must be true. The second implication F j → ¬M0 ensures that whenever F j is true, c j does not
have to be false. Together, these two conditions fully describe a proper implementation for c j. Just like CnfLearn, we
start with F j = true (Line 5). Next, Line 6 checks if F j is already correct in the sense that M1 → F j → ¬M0 holds.
The algorithm maintains the invariant M1 → F j, so only F j → ¬M0 needs to be checked. This is done by calling a
QBF solver to search for a satisfying assignment x, i |= F j∧M0 to the variables x, i for which F j is true but c j must be
false. Note that M0 contains a universal quantification of c and x′, so a SAT solver cannot be used. If no such coun-
terexample x, i exists, the while-loop terminates. Otherwise, the counterexample cube d = x ∧ i is generalized into a
cube dg ⊆ d by eliminating literals as long as dg ∧ M1 is unsatisfiable. This is done in the subroutine QbfGeneralize
and ensures that dg does not contain any (x, i)-assignments for which c j must be true, so it is safe to update F j to
F j ∧¬dg while preserving the invariant M1 → F j. This update eliminates the original counterexample d for which F j
must be false. Due to the generalization, other (x, i)-assignments for which F j can be false are also mapped to false.
Going with “can be false” rather than “must be false” in the generalization phase results in potentially smaller clauses
being added to F j. This increases the potential for eliminating counterexamples before they are encountered in Line 6.
Hence, exploiting the freedom between “must be false” and “can be false” — as done by QbfSynt — potentially not
only results in a more compact CNF representation of F j but also in fewer iterations.
Circuit construction and resubstitution. The remaining parts of QbfSynt are the same as for CofSynt (Algo-
rithm 2): Line 9 dumps the formula F j(x, i) as circuit that defines c j to be true whenever F j(x, i) evaluates to true.
This can be done by replacing every Boolean operator in F j with the corresponding gate. We do not attempt to reuse
existing gates while dumping the circuit, but leave this optimization to ABC [67] in the postprocessing step. Finally,
Line 10 refines the strategy S with the solution for c j to propagate consequences of fixing c j on other control signals.
Auxiliary variables. If the strategy formula S contains auxiliary variables, e.g., from Tseitin-transformations [30],
then these variables are all handled as if they were part of x. The resubstitution step in Line 10 may also introduce
additional auxiliary variables, which are also handled like x.
M1(x,i)
2|x∪i|
x∧i
Fj(x,i)
dg
M0(x,i)
(a) First counterexample.
M0(x,i)
M1(x,i)
2|x∪i|
x∧i
dg
Fj(x,i)
(b) Second counterexample.
Figure 14: Working principle of QbfWin.
Illustration. Figure 14 illustrates
the computation of a circuit for one
control signal c j. The boxes represent
the set 2|x∪i| of all possible assignments
to the variables x and i. Figure 14a de-
picts the initial situation. The region
M1 represents the set of all situations
where c j must be true, and M0 repre-
sents the situations where c j must be false. The definition of the strategy ensures that these two regions cannot overlap.
The current approximation F j of the solution is depicted in blue. Initially, F j = true (Line 5 in QbfSynt). Next, a
counterexample x, i |= F j ∧M0 is computed (Line 6). It is drawn as a red dot in Figure 14a. The counterexample cube
x ∧ i is then generalized into a larger region dg by eliminating literals as long as dg does not intersect with M1. This
is ensured by the check in Line 15 of QbfSynt. Next, F j is refined by subtracting the resulting region dg. The refined
formula F j is shown as a blue outline Figure 14b. Since the first counterexample is no longer contained in F j ∧M0, it
cannot be encountered again. Instead, the algorithm computes a different counterexample, which is generalized in the
same way. This is illustrated in Figure 14b. After subtracting the second dg from F j (which is not shown in Figure 14),
F j does not intersect with M0 any more. Hence there are no more situations where F j is true but must be false. Since
we did not remove any situation that is contained in M1 from F j, the final solution satisfies M1 → F j → ¬M0 and the
while-loop in QbfSynt terminates. That is, F j exploits the freedom between M1 and M0. Compared to learning a CNF
formula for ¬M0 precisely, this potentially reduces the number of iterations and the resulting circuit size, especially if
¬M0 is complicated. In Figure 14, this is indicated by M0 being more irregular in shape than F j.
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Algorithm 13 SafeQbfSynt: Synthesizes circuits from winning areas with QBF-based CNF learning.
1: procedure SafeQbfSynt(T (x, i, c, x′), W(x))
2: T ′(x, i, c, x′) := T (x, i, c, x′), cb := c, ca := ∅
3: for all j from 1 to |c| do
4: cb := cb \ {c j}
5: M1(x, i) := ∀cb :∃ca, x′ : T ′(x, i, ca, false, cb, x′) ∧W(x) ∧ ¬W(x′)
6: M0(x, i) := ∀cb :∃ca, x′ : T ′(x, i, ca, true, cb, x′) ∧W(x) ∧ ¬W(x′)
7: F j(x, i) := true
8: while sat in (sat, x, i) := QbfSatModel
(∃x, i : F j(x, i) ∧ M0(x, i)) do
9: dg := QbfGeneralize
(
x ∧ i, M1(x, i))
10: F j(x, i) := F j(x, i) ∧ ¬dg
11: dumpCircuit
(
c j, F j(x, i)
)
12: T ′(x, i, c, x′) := T ′(x, i, c, x′) ∧ (c j ↔ F j(x, i))
13: ca := ca ∪ {c j}
14: procedure QbfGeneralize
(
d, M1(x, i)
)
, returns: dg ⊆ d such that dg ∧ M1 is unsatisfiable
15: dg := x ∧ i
16: for each literal l in d do
17: dt := dg \ {l}
18: if ¬QbfSatModel(∃x, i : dt ∧ M1(x, i)) then
19: dg := dt
20: return dg
4.2.2. Efficient Implementation for Safety Synthesis Problems
The procedure SafeQbfSynt in Algorithm 13 presents an efficient realization of QbfSynt for the case of safety
specifications, where the winning strategy S (x, i, c, x′) is defined via a winning region (or a winning area) W(x). To
make the QBF queries efficient, our aim is to avoid disjunctions and negations of subformulas as much as possible,
and to reduce the amount of universal quantification.
Grouping of control variables. In every iteration, SafeQbfSynt splits the control variables c into three groups
ca, c j, cb: The single variable c j is the one for which a circuit is constructed in the current iteration, ca contains all
variables for which a circuit has already been computed, and cb contains all control variables for which a circuit will
be computed in some future iteration. This split is performed in the Lines 2, 4 and 13, and will allow us to reduce the
amount of universal quantification.
Definition of M1 and M0. With S (x, i, c, x′) = T (x, i, c, x′) ∧ (¬W(x) ∨ W(x′)), we can apply the following
transformations to compute a CNF for M1 more efficiently.
M1(x, i) =∀c, x′ :¬S (x, i, (c0, . . . , c j−1, false, c j+1, . . . , cn), x′)
=∀cb, ca, x′ :¬
(
T (x, i, ca, false, cb, x′) ∧ (¬W(x) ∨W(x′)))
=∀cb, ca, x′ :
(
T (x, i, ca, false, cb, x′)→ (W(x) ∧ ¬W(x′)))
SafeQbfSynt keeps a copy T ′ of the transition relation T . It is updated in such a way that the variables ca, x′ are defined
uniquely by T ′. For x′, this holds initially. For ca, this is ensured by Line 12. Thus, by using T ′ instead of T and
applying the one-point rule (2), the universal quantification of ca, x′ can be turned into an existential one:
M1(x, i) = ∀cb :∃ca, x′ :
(
T ′(x, i, ca, false, cb, x′) ∧W(x) ∧ ¬W(x′)
)
The computation of M0(x, i) works analogously. As a result, only the control signals cb, for which no solution has
been computed yet, are quantified universally in the QBF queries of Line 8 and 18. The variable vector cb becomes
shorter from iteration to iteration, which means that the formula gets “more propositional”. In the last iteration, a SAT
solver can actually be used instead of a QBF solver.
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CNF conversion. The QBF queries in Line 8 and 18 contain only conjunctions. The formula F j is always in CNF.
Furthermore, most of our methods to compute a winning region or a winning area produce W(x) in CNF. Hence, we
only need to compute a CNF representation of T ′ and ¬W(x′). NegLearn (Algorithm 11), which negates a formula
without introducing auxiliary variables, was beneficial in the QBF certification approach but does not pay off in the
learning-based approach. Hence, we apply the method of Plaisted and Greenbaum [31] to compute a CNF for ¬W(x′).
QBF preprocessing. With our extension of Bloqqer [55] to preserve satisfying assignments, QBF preprocessing
can be applied both for counterexample computation and generalization. However, while preprocessing was vital in
our methods for computing a winning region, it does not give a significant speedup for SafeQbfSynt (see Chapter 5).
Incremental QBF solving. SafeQbfSynt is very well suited for incremental QBF solving, especially with a solver
interface such as the one provided by DepQBF [56, 75]. We propose to use two solver instances incrementally. The
first instance stores F j ∧M0 and is used for Line 8. Since Line 10 only adds clauses to F j, this solver instance is only
re-initialized when a mayor iteration (synthesizing the next c j) is started. The second solver instance stores M1, is
used for Line 18, and is also re-initialized when a mayor iteration starts. Before executing the loop in Line 16, we let
the second solver instance compute an unsatisfiable core dg of d = x ∧ i and only reduce this core further in the loop.
The conjunction with dt is realized with assumption literals.
4.2.3. Discussion
Greediness. QbfSynt is greedy in exploiting implementation freedom. When synthesizing a circuit for one control
signal c j, QbfSynt ensures that some solution for the remaining control signals still exists. However, the algorithm
does not specifically attempt to retain implementation freedom for the remaining control signals. This can have the
effect that the signals synthesized early have a small implementation, which is found after only a few refinements. Yet,
for the signals synthesized later, the implementation freedom may already be “exhausted” and large implementations
may be produced after many refinements. Consequently, the performance may also strongly depend on the order in
which control signals are processed. This is similar to the standard CofSynt procedure, but different from the QBF
certification approach from Section 4.1, which computes circuits for all control signals simultaneously.
Independence of symbolic representation. In contrast to CofSynt and QBF certification, the QBF-based learn-
ing approach is rather independent of the symbolic strategy representation and the reasoning engine. Only the concrete
counterexamples computed by Line 6 may differ, and our experience in trying to develop heuristics for computing
good counterexamples indicates that one counterexample is usually just as good as any other. Consequently, the
number of iterations and the resulting circuit will be similar, independent of whether the strategy formula is encoded
efficiently or not. When implemented using BDDs, the variable ordering has little impact on these metrics too.
Circuit depth. Another advantage of the QBF-based CNF learning algorithm presented in this section is that
the produced circuits have a low depth. This can be an important property because the circuit depth determines the
maximum clock frequency with which the circuit can be operated. The formulas F j defining the control signals c j
are computed in CNF. When these formulas are transformed into circuits in the straightforward way, this yields
circuits with a depth of at most 3: every signal x, i needs to pass at most one inverter, one OR-gate and one AND-
gate. Depending on the gates available in the standard cell library, it may not be feasible to realize the circuit in this
straightforward way. However, experiments [61] with a simplistic standard cell library suggest that the circuit depth
is usually much lower than when using the standard CofSynt procedure with BDDs.
4.3. Interpolation
Jiang et al. [26] present an interpolation-based approach to synthesize circuits from strategies. Similar to the
cofactor-based approach presented in Algorithm 2 and the QBF-based learning approach from Algorithm 12, it com-
putes circuits for one control signal c j ∈ c after the other. However, in contrast to these previous algorithms, the
interpolation-based approach avoids quantifier alternations by temporarily considering other control signals for which
no circuits have been computed yet as if they were inputs. We will define the approach by Jiang et al. [26] as an
algorithm for our setting in Section 4.3.1. After that, we will present optimizations and an efficient realization for
safety specifications. In Section 4.4, we will furthermore combine the approach with query learning.
4.3.1. Basic Algorithm
Algorithm 14 illustrates the approach by Jiang et al. [26] in our setting. As before, the input is a strategy formula
S (x, i, c, x′). The procedure does not return any result but directly dumps the produced circuits defining c.
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Algorithm 14 InterpolSynt [26]: Synthesizing circuits from strategies using interpolation.
1: procedure InterpolSynt(S (x, i, c, x′))
2: ca := c, cb := ∅
3: for all j from |c| to 1 do
4: ca := ca \ {c j}
5: M1(x, i, ca) :=
(∃cb, x′ : S (x, i, ca, true, cb, x′)) ∧ (¬∃cb, x′ : S (x, i, ca, false, cb, x′))
6: M0(x, i, ca) :=
(∃cb, x′ : S (x, i, ca, false, cb, x′)) ∧ (¬∃cb, x′ : S (x, i, ca, true, cb, x′))
7: F j(x, i, ca) := Interpol
(
M1(x, i, ca), M0(x, i, ca)
)
8: dumpCircuit
(
c j, F j(x, i, ca)
)
9: S (x, i, c, x′) := S (x, i, c, x′) ∧ (c j ↔ F j(x, i, ca))
10: cb := cb ∪ {c j}
Variable dependencies. Similar to QbfSynt in Algorithm 12, the variables c = (c1, . . . , cn) are split into three
groups ca, c j, cb. Here, c j is the variable for which a circuit is computed in the current iteration. The algorithm starts
with the last control signal cn and proceeds with decreasing indices.9 Line 10 makes sure that the variable vector cb
contains all control variables for which a circuit has been computed in some previous iteration. Finally, ca contains
all control variables for which a circuit needs to be computed in one of the following iterations. The variables in ca
F1 F2 F3 F4
x
i
c1 c2 c3 c4 ...
c
Figure 15: Variable dependencies in interpolation-based circuit synthesis.
are treated as if they were inputs. That is, the circuit
defining c j may not only reference variables from
x and i, but also all ck with k < j for which no
circuit has been computed yet. This is illustrated in
Figure 15: cn can also take all signals c1, . . . , cn−1 as
input, the circuit for cn−1 can also take c1, . . . , cn−2
as input, etc. Finally, c1 cannot depend on any other
variables of c. This ensures that there are no circular
dependencies. Furthermore, when the circuits for
all c j ∈ c are built together, the signals c effectively
depend on x and i only.
Definition of M1 and M0. Let d = x ∪ i ∪ ca be the vector of all variables on which the current control signal
c j may depend. Line 5 of InterpolSynt computes M1(d), which characterizes the set of all d-assignments for which
c j must be true. This is done as follows. The subformula C1(d) = ∃cb, x′ : S (x, i, ca, true, cb, x′) characterizes the
set of all d-assignments for which c j = true is allowed by S . This is essentially the positive cofactor of S regarding
c j, but the variables cb, x′ are also quantified existentially, which means that their concrete value is irrelevant as long
as some value exists. Similarly, the subformula C0(d) = ∃cb, x′ : S (x, i, ca, false, cb, x′) characterizes the set of all
d-assignments for which c j = false is allowed by S . Hence, M1 represents the set of all d-assignments for which
true is allowed, but false is not allowed. Analogously, Line 6 computes the formula M0, which characterizes the
d-assignments for which c j must be false. In principle, M1 and M0 can easily be transformed into a propositional
CNF formula by renaming or expanding the existentially quantified variables. An efficient solution to do so will be
presented in Section 4.3.3, but for now we focus on understandability rather than efficiency.
Differences to QbfSynt. Note that the procedure QbfSynt from Algorithm 12 computes M1 and M0 differently
in two respects. First, M1(x, i) and M0(x, i) do not contain ca as free variables in QbfSynt. Second, M1(x, i) is
computed as ¬C0(x, i) in QbfSynt instead of C1(d) ∧ ¬C0(d) (and similar for M0(x, i)). The additional conjunction
with C1(d) in InterpolSynt is necessary for the following reason. We have that ¬C0(x, i)→ C1(x, i) and ¬C1(x, i)→
C0(x, i) in QbfSynt because ∀x, i :∃c, x′ : S (x, i, c, x′) is guaranteed by the strategy. In other words, for every (x, i)-
assignment, any control signal c j can either be true or false (or both). Hence, the additional conjunct C1(x, i) would
be of no use in M1(x, i) = ¬C0(x, i) as defined by QbfSynt, because it is implied anyway. Yet, ¬C0(d) → C1(d)
and ¬C1(d) → C0(d) do not hold in InterpolSynt: there may be d-assignment for which neither c j = true nor
9The order is actually irrelevant, but fixing some order simplifies the discussion.
40
c j = false is allowed by the strategy. The reason is that we also consider the signals ca as if they were inputs, but
∀x, i, ca :∃c j, cb, x′ : S (x, i, ca, c j, cb, x′) does not hold in general. For d-assignments for which neither c j = true nor
c j = false is allowed, the definition of M1 = C1(d)∧¬C0(d) and M0 = C0(d)∧¬C1(d) allows both values for c j. This is
justified by the fact that the circuits synthesized for ca in subsequent iterations will make sure that such d-assignments
will never occur as input of the circuit defining c j. We refer to Jiang et al. [26] for details on this technical subtlety.
Interpolation. The conjunction M1(d) ∧ M0(d) = C1(d) ∧ ¬C0(d) ∧ C0(d) ∧ ¬C1(d) is trivially unsatisfiable,
so an interpolant F j(d) can be computed in Line 7. The properties of an interpolant (see Section 2.1.1) ensure that
M1 → F j → ¬M0. The first implication means that F j is true whenever c j must be true. The second implication
means that if F j is true, then c j does not have to false. This means that F j(d) is a proper implementation for c j.
Circuit construction and resubstitution. The remaining steps of the InterpolSynt procedure are the same as
for CofSynt (Algorithm 2) and QbfSynt (Algorithm 12). Line 8 constructs a circuit which sets c j = true if an only if
F j(x, i, ca) evaluates to true. Finally, Line 9 refines the strategy formula S with the concrete implementation for c j.
Auxiliary variables. If the strategy formula S is defined using auxiliary variables, these can all be put into cb.
This also applies to auxiliary variables that may be introduced in the resubstitution in Line 9.
Variations. Jiang et al. [26] propose to perform a second pass over all control signals, where the circuits for
all c j are recomputed using interpolation, while fixing the implementation for the other control signals. This has the
potential for producing smaller circuits because the recomputed interpolants can now rely on some concrete realization
for the other control signals. However, in preliminary experiments for our setting, this second pass did not result in
considerable circuit size improvements (but rather increased the circuit size for many cases). Since such a second pass
also increases the computation time, we do not perform it. Jiang et al. [26] also propose a second interpolation-based
approach which does not treat other control signals as if they were inputs but rather quantifies them universally and
applies universal expansion to eliminate the quantifiers. However, this can blow up the formula size significantly.
Preliminary experiments with this second approach were not promising in our setting either.
4.3.2. Dependency Optimization
For some specifications, the performance of InterpolSynt strongly depends on the order in which the control
signals c = (c1, . . . , cn) are processed. One reason is that this order defines which signal c j may depend on which
other signals ck. The aim of the optimization presented in this section is to increase the set of variables on which a
certain signal c j can depend. This increases the freedom for the interpolation procedure (the interpolant F j may still
choose the ignore the additional signals) and can lead to smaller interpolants and shorter execution times.
Basic idea. The basic idea is as follows. As illustrated in Figure 15, the interpolant Fn computed first can
reference all other control signals c1, . . . , cn−1. The interpolant Fn−1 computed in the second iteration cannot depend
on cn, though. The reason is that Fn, which defines cn, could in turn reference cn−1, which would result in a circular
dependency. Yet, the concrete interpolant Fn may choose to ignore cn−1 completely. In this case, Fn−1 can in fact be
allowed to reference cn. The reason is that there is no danger to introduce a circular dependency — the result would
be the same as if cn and cn−1 would have been processed by InterpolSynt in reverse order.
Realization. In the iteration synthesizing a solution for c j, we analyze which other signals ck with k > j do not
transitively depend on c j. This is done on a syntactic level by checking if c j occurs in the fan-in cone of ck when the
circuits for F j+1, . . . , Fn are combined. If c j does not appear in the fan-in cone of ck, then ck is moved (temporarily)
from cb to ca. Thus, F j(x, i, ca) can reference ck.
Dependencies on auxiliary variables. Depending on the realization of Interpol, the computed interpolants
F j(x, i, ca) may be represented using auxiliary variables (e.g., introduced by a Tseitin-transformation [30]) that act as
abbreviation for some subformulas over x, i and ca. As mentioned in the previous subsection, all auxiliary variables
are put into cb, so they cannot be referenced by the computed interpolants by default. However, the dependency
analysis cannot only be performed for the final output of each Fk with k > j, but also on their auxiliary variables: if
the current c j does not appear in the fan-in cone of some auxiliary variable t, then t can be moved from cb to ca.
4.3.3. Efficient Implementation for Safety Synthesis Problems
The procedure SafeInterpolSynt in Algorithm 15 shows an efficient implementation of InterpolSynt if the win-
ning strategy is defined via a winning region (or winning area) W(x) of a safety specification. The dependency
optimization is not included for the sake of readability.
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Algorithm 15 SafeInterpolSynt: Synthesizing circuits from winning areas using interpolation.
1: procedure SafeInterpolSynt(T (x, i, c, x′), W(x))
2: T ′(x, i, c, x′) := T (x, i, c, x′), ca := c, cb := ∅
3: for all j from |c| to 1 do
4: ca := ca \ {c j}
5: cb1, cb2, cb3, cb4 := create4FreshCopies(cb)
6: x′1, x
′
2, x
′
3, x
′
4 := create4FreshCopies(x
′)
7: M′1(x, i, ca, cb1, cb2, x
′
1, x
′
2) := T
′(x, i, ca, true, cb1, x′1) ∧W(x′1) ∧ T ′(x, i, ca, false, cb2, x′2) ∧W(x) ∧ ¬W(x′2)
8: M′0(x, i, ca, cb3, cb4, x
′
3, x
′
4) := T
′(x, i, ca, false, cb3, x′3) ∧W(x′3) ∧ T ′(x, i, ca, true, cb4, x′4) ∧W(x) ∧ ¬W(x′4)
9: F j(x, i, ca) := Interpol
(
M′1(x, i, ca, cb1, cb2, x
′
1, x
′
2), M
′
0(x, i, ca, cb3, cb4, x
′
3, x
′
4)
)
10: dumpCircuit
(
c j, F j(x, i, ca)
)
11: T ′(x, i, c, x′) := T ′(x, i, c, x′) ∧ (c j ↔ F j(x, i, ca))
12: cb := cb ∪ {c j}
Computation of M1 and M0. With S (x, i, c, x′) = T (x, i, c, x′) ∧ (¬W(x) ∨ W(x′)), we can apply the following
transformations to compute a more compact CNF for M1 as M1(x, i, ca) =(∃cb, x′ : S (x, i, ca, true, cb, x′)) ∧ (¬∃cb, x′ : S (x, i, ca, false, cb, x′))
=
(
∃cb, x′ : T (x, i, ca, true, cb, x′) ∧ (¬W(x) ∨W(x′))) ∧ (¬∃cb, x′ : T (x, i, ca, false, cb, x′) ∧ (¬W(x) ∨W(x′)))
=
(
∃cb, x′ : T (x, i, ca, true, cb, x′) ∧ (¬W(x) ∨W(x′))) ∧ (∀cb, x′ : T (x, i, ca, false, cb, x′)→ (W(x) ∧ ¬W(x′)))
That is, the negation turns the existential quantification over cb, x′ into a universal one. Yet, just like SafeQbfSynt
(Algorithm 13), SafeInterpolSynt also keeps a copy T ′ of the transition relation T that defines all variables in cb and
x′ uniquely based on the other variables. For the variables x′, this holds initially. For cb, this is ensured by Line 11.
Thus, by using T ′ instead of T and by applying the one-point rule (2), the universal quantification can be turned into
an existential one:(
∃cb, x′ : T ′(x, i, ca, true, cb, x′) ∧ (¬W(x) ∨W(x′))) ∧ (∃cb, x′ : T ′(x, i, ca, false, cb, x′) ∧W(x) ∧ ¬W(x′))
By renaming the variables cb and x′, the two subformulas can be merged into one block of quantifiers:
∃cb1, cb2, x′1, x′2 : T ′(x, i, ca, true, cb1, x′1) ∧
(¬W(x) ∨W(x′1)) ∧ T ′(x, i, ca, false, cb2, x′2) ∧W(x) ∧ ¬W(x′2)
Finally,
(¬W(x) ∨ W(x′1)) ∧ W(x) can be simplified to W(x) ∧ W(x′1), which is fortunate because negations and
disjunctions are expensive to perform in CNF. This gives
M1(x, i, ca) = ∃cb1, cb2, x′1, x′2 : T ′(x, i, ca, true, cb1, x′1) ∧W(x′1) ∧ T ′(x, i, ca, false, cb2, x′2) ∧W(x) ∧ ¬W(x′2).
In SafeInterpolSynt, the existential quantification is not applied. Instead, the variables cb1, cb2, x′1, x
′
2 occur freely
in M′1. Similarly, other fresh copies cb3, cb4, x
′
3, x
′
4 of the same variables occur freely in M
′
0. The properties of an
interpolant (see Section 2.1.1) ensure that F j, computed in Line 9, can only reference the variables x, i, ca occurring
both in M′1 and in M
′
0. Hence, these free variables cannot be referenced in the resulting circuit.
CNF conversion. The formulas in Line 7 and 8 contain only conjunctions. Most of our methods to compute a
winning region or a winning area produce W(x) in CNF. Hence, just as for QBF certification and QBF-based CNF
learning, we only need to compute a CNF representation of T ′ and ¬W(x′).
Simplification of interpolants. The computed interpolants F j refine T ′ in Line 11. Hence, complicated represen-
tations of F j result in more complicated formulas for T ′, which can increase the time for interpolation (and may result
in even more complicated formulas for the subsequent interpolants). Besides optimizing the final circuit regarding
size, we therefore also optimize every single interpolant using the tool ABC [67] after it has been computed.
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4.3.4. Discussion
Exploiting implementation freedom. InterpolSynt is rather conservative in exploiting implementation freedom
when computing a circuit for some control signal c j: to the extend where this is feasible, the circuit F j defining
c j will work for any realization of the control signals ca that have not been synthesized yet. The reason is that
the variables of ca are handled as if they were inputs. This stands in contrast to QbfSynt, which is more greedy by
exploiting implementation freedom as long as some solution for the other signals still exists. Both strategies have their
advantages. Preserving implementation freedom can result in smaller circuits for control signals that are synthesized
later. The greedy strategy can be better in preventing that implementation freedom is left unexploited.
Dependencies between control signals. In contrast to CofSynt and QbfSynt, InterpolSynt constructs a circuit
in such a way that the implementation for one control signal can be reused in the definition of others (see Figure 15).
This can result in a smaller total circuit size. As an extreme example, one control signal c j could be required to be an
exact copy of some other control signal ck. While InterpolSynt may find the implementation c j = ck quickly, both
CofSynt and QbfSynt would have to construct the same (potentially complicated) circuit based on the variables x and
i twice. The circuit optimization techniques we apply as a postprocessing step may optimize one copy away, so the
final circuit may actually be the same. Nevertheless, computing the same circuit twice is at least a waste of resources.
Dependence on the interpolation procedure. With InterpolSynt, the size of the resulting circuits strongly
depends on the ability of the interpolation procedure Interpol to exploit the freedom between M1 and ¬M0. When
the interpolant is computed from an unsatisfiability proof returned by a SAT solver, we must rely on the heuristics in
the solver to yield a compact proof that can be used to derive a simple interpolant, which can then be implemented in
a small circuit. In contrast, QbfSynt is more independent of the underlying reasoning engine. The next section will
present an approach to reduce this dependency of InterpolSynt on the underlying solver.
4.4. Query Learning Based on SAT Solving
In this section, we combine query learning with the idea by Jiang et al. [26] to temporarily treat control signals
as if they were inputs. This eliminates the need for universal quantification and allows us to implement the query
learning approach from Section 4.2 with a SAT solver instead of a QBF solver. In the following subsection, we will
present a solution based on CNF learning. Applying other learning algorithms from [61] publication is possible, but
imposes more overhead for encoding formula parts into CNF. After introducing the basic algorithm, we will again
present an efficient realization for safety synthesis problems and discuss the differences to the other algorithms.
4.4.1. CNF Learning Based on SAT Solving
In Section 4.2, we have discussed that query learning can be used as a special interpolation procedure if different
formulas are used for counterexample computation and generalization. While Section 4.2 used this idea to compute
interpolants between quantified formulas using a QBF solver, we use it here to compute interpolants for propositional
formulas using CNF learning.
Algorithm 16 CnfInterpol: Computing an interpolant using CNF
learning with a SAT solver.
1: procedure CnfInterpol
(
M1(d, t1), M0(d, t0)
)
,
returns: A CNF F(d) with M1 → F → ¬M0
2: F(d) := true
3: while sat in (sat,d) := PropSatModel
(
M0(d, t0) ∧ F(d)) do
4: F(d) := F(d) ∧ ¬PropMinUnsatCore(d, M1(d, t1))
5: return F(d)
Algorithm. We keep the basic struc-
ture of the InterpolSynt procedure from
Algorithm 14, but replace the call to
Interpol in Line 7 by a call to Cn-
fInterpol, which is defined in Algo-
rithm 16. The interface of CnfInterpol
is the same as that of any interpolation
procedure: given two formulas M1(d, t1)
and M0(d, t0) such that M1∧M0 is unsat-
isfiable, it returns a formula F(d) over the
shared variables d such that M1 → F →
¬M0. The implementation of CnfInterpol is simple. It starts with the initial approximation F = true and enforces
the invariant M1 → F. Line 3 checks if F → ¬M0, which is the case if and only if F ∧ M0 is unsatisfiable. If so, then
M1 → F → ¬M0 holds, so the loop terminates and F is returned as result. Otherwise a counterexample d |= F ∧ M0
is extracted for which F is true but must be false. The computation of the unsatisfiable core in Line 4 generalizes the
cube d by dropping literals as long as d does not intersect with M1. Consequently, the update of F in Line 4 preserves
the invariant M1 → F and resolves the counterexample.
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Exploiting freedom. As in QbfSynt (Algorithm 12) using M0 in counterexample computation makes sure that
refinements of F are only triggered if some d-assignment d must be mapped to false. Using M1 in counterexample
generalization entails that other d-assignments are also mapped to false as long as they can be mapped to false. Using
“can” instead of “must” during generalization potentially eliminates more counterexamples before they are actually
encountered by Line 3.
4.4.2. Efficient Implementation for Safety Synthesis Problems
Following the transformations presented for SafeInterpolSynt in Section 4.3.3, CnfInterpol is called with
M1(x, i, ca, cb1, cb2, x′1, x
′
2) = T
′(x, i, ca, true, cb1, x′1) ∧W(x′1) ∧ T ′(x, i, ca, false, cb2, x′2) ∧W(x) ∧ ¬W(x′2) and
M0(x, i, ca, cb3, cb4, x′3, x
′
4) = T
′(x, i, ca, false, cb3, x′3) ∧W(x′3) ∧ T ′(x, i, ca, true, cb4, x′4) ∧W(x) ∧ ¬W(x′4).
Since CnfInterpol does not perform any negations nor disjunctions, only ¬W(x′) needs to be transformed into CNF.
Dependency optimization. We can apply the dependency optimization presented in Section 4.3.2. However, on
top of allowing dependencies on other control signals, we also allow dependencies on auxiliary variables that are used
for defining the transition relation T ′ as long as this does not result in circular dependencies.
Incremental solving. CnfInterpol is well suited for incremental SAT solving. A simple solution uses two solver
instances, which are initialized whenever CnfInterpol is called. The first solver instance stores M0 ∧ F and is used
for Line 3. The second one stores M1 and is used for Line 4. A more radical solution uses only one solver instance
throughout all calls to CnfInterpol. Note that M1 differs from M0 only by having c j (in two copies) set to different
truth constants. Hence, switching between M1 and M0 can be achieved by setting (the two copies of) c j differently
with assumption literals. Furthermore, the clauses of some F j are all disjoined with some fresh activation variable
a j before they are asserted in the solver. This way, F j can be enabled or disabled by setting the assumption literal
¬a j or a j, respectively. Finally, T ′ changes between major iterations of SafeInterpolSynt (see Line 11). However,
additional constraints are only added in this update, so this does not pose any challenge for incremental solving.
Minimizing the final solution. Recall from the interpolation-based method from Section 4.3 that a second pass
over all control signals can be performed, in which the circuits for all c j are recomputed while the implementation for
the other control signals is fixed. In principle, this has the potential for reducing the circuit size because the recomputed
circuits can now rely on some concrete realization for the other control signals. The same idea can also be applied
in our SAT solver based CNF learning approach. However, similar to interpolation, recomputing individual circuits
by learning them from scratch did not result in circuit size reductions, but more often in circuit size increases in our
experiments. Yet, instead of recomputing a circuit from scratch, we can also start with the existing solution F j, which
is given as a CNF formula, and simplify it by dropping literals and clauses as long as correctness is still preserved. The
idea is similar to CompressCnf (Algorithm 7), but the simplification is not equivalence preserving but only correctness
preserving. We propose to postprocess all F j in the order of decreasing j. The reason is that Fn was computed first,
without any knowledge about the implementation of the other F j. Hence, intuitively, Fn has the greatest potential for
simplifications relying on the concrete realization of all other F j. Each F j satisfies M1 → F j → ¬M0 initially, where
M1 and M0 are now defined using the concrete implementation for the other Fk. We propose to simplify each F j in
two phases. The first phase drops literals from clauses of F j as long as M1 → F j is preserved (because dropping
literals can make F j only stronger). Similar to CompressCnf, this can be realized by computing unsatisfiable cores,
utilizing incremental SAT solving. The second phase drops clauses from F j, starting with the longest ones, as long as
F j → ¬M0 is preserved (because dropping clauses can make F j only weaker). Since we only drop literals and clauses
from the existing implementations, this postprocessing can only make the resulting circuits smaller but never larger.
4.4.3. Discussion
The SAT solver based CNF learning approach is very similar to the interpolation-based method from the previous
section, and thus inherits most of its strength and weaknesses. However, using the learning algorithm instead of
interpolation makes the approach less dependent on the underlying solver. This is similar to QbfSynt. Also similar
to QbfSynt is the fact that individual circuits are computed as formulas in CNF. However, because the individual
circuits are cascaded as illustrated in Figure 15, the final circuit depth will in general be higher than that of circuits
produced by QbfSynt. Still, the circuit depths can be expected to be lower compared to InterpolSynt in most cases.
The reason is that interpolants derived from an unsatisfiability proof can have a depth that is much higher than 3, and
the procedure for building the individual circuits together is the same.
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4.5. Parallelization
We have already discussed that different methods for circuit synthesis have different characteristics. The experi-
mental results in Chapter 5 will indicate that this results in different methods and optimizations performing well on
different classes of benchmarks. Similar to strategy computation (see Section 3.7) we thus propose a paralleliza-
tion that executes different methods and optimizations in different threads. The aim is to combine the strengths and
compensate the weaknesses of the individual methods.
Realization. In contrast to Section 3.7, our parallelization for synthesizing circuits from strategies follows a rather
simple portfolio approach, where each thread solves the circuit synthesis problem without any information from other
threads. The first thread implements the SAT solver based learning algorithm from Section 4.4 with the dependency
optimization from Section 4.3.2. If our parallelization is executed with two threads, the second thread performs QBF-
based CNF learning (Section 4.2) with incremental QBF solving. If executed with three threads, the third thread again
performs learning using a SAT solver, but without the dependency optimization.
Heuristics. In order to achieve a good balance between low execution time and small circuits, the user can
inform our parallelization about a timeout. A heuristic then uses this information to decide whether to perform a
minimization of the final solution, as explained in Section 4.4.2, or not.10 Furthermore, if one thread finishes, it does
not stop the other threads immediately but only if the user-defined timeout is approaching or the ratio between waiting
time and working time exceeds a certain threshold (0.25 in our experiments). The reason is that, from all threads that
terminated, we finally select the circuit with the lowest number of gates. Hence, even if one thread has already found
a solution, waiting for other threads to finish their computation can be beneficial for the final circuit size.
Alternatives. As for strategy computation, there is a plethora of possibilities to combine different methods while
sharing information in a more fine-grained way. Since most of the methods compute circuits for one control signal after
the other, the final solutions for each control signal can be exchanged. Each thread can then continue with the smallest
solution that has been found for the respective signal. Since several methods are based on counterexample-guided
refinements of solution candidates, the respective threads can also exchange counterexamples and the corresponding
blocking clauses. Furthermore, it can be beneficial to have different threads synthesizing circuits for control signals
in different order. We leave an exploration of such fine-grained parallelization approaches for future work.
5. Experimental Results
In this section, we will first sketch our implementation of the SAT-based synthesis algorithms introduced so far.
After that, we will describe benchmarks that will be used in our experimental evaluation (Section 5.2). The core of this
section is formed by our performance evaluation for computing strategies (Section 5.3) and for constructing circuits
from strategies (Section 5.4). The section concludes with a discussion of the central results (Section 5.5).
5.1. Implementation
We have implemented the synthesis methods presented in Chapter 3 and Chapter 4 in a synthesis tool called
Demiurge. It is written in C++ and compatible with the rules for the SyntComp [21] synthesis competition. Demiurge
has won two gold medals in this synthesis competition: one in 2014 and one in 2015, both in the parallel synthesis
track. The input of Demiurge is a safety specification in AIGER format. The synthesis result is a circuit in AIGER
format as well. Since the synthesis process does not involve any interaction with the user except for setting parameters,
Demiurge does not come with a GUI, but is started from the command-line. So far, our synthesis tool has only been
tested on Linux operating systems. Demiurge is freely available under the GNU Lesser General Public License version
3, and can be downloaded from
https://www.iaik.tugraz.at/content/research/opensource/demiurge/.
All experiments presented in this article have been performed using version 1.2.0. The downloadable archive con-
tains all scripts to reproduce the experiments, as well as spreadsheets with more detailed data (such as execution times
for individual steps of the algorithms, numbers of iterations, etc.).
10For the experiments, we used a very conservative heuristic: if the remaining time available is more than 10 times the time used so far for
computing a circuit from the strategy, then the minimization of the final solution will be performed.
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Figure 16: Architecture of the SAT-based synthesis tool Demiurge.
Architecture. The architecture of Demiurge is
outlined in Figure 16. The AIG2CNF module parses
the specification into CNF formulas representing
the transition relation T and the set of safe states P.
Only one initial state is allowed in the input format,
so the initial states I in our definition of a safety
specification are represented as a minterm. Next,
the back end selected by the user via command-line
options is executed. The back ends mostly differ in
their method for computing the winning region (or
a winning area), and can be parameterized with a
method for computing the circuit from the induced
winning strategy. Furthermore, the back ends can
be configured with options to enable or disable optimizations or optional steps. The back ends can access a number
of different solvers via uniform interfaces. That is, multiple SAT solvers can be accessed via the same abstract inter-
face, which hides the concrete solver from the application. Various QBF solvers are accessible via a second interface
(which is similar to the interface for SAT solvers). The concrete solvers that shall be used are again configured via
command-line options. Due to this extensible architecture, Demiurge can also be seen as a framework for implement-
ing new synthesis algorithms or optimizations with low effort: A lot of infrastructure such as the parser, interfaces to
solvers and entire synthesis steps (like computing a circuit from a strategy) can be reused.
External tools. In version 1.2.0, Demiurge has interfaces to
• the SAT solver MiniSat [76] in version 2.2.0 via its API,
• the SAT solver PicoSAT [77] in version 960 via its API,
• the SAT solver Lingeling [78] in version ayv via its API,
• the QBF solver DepQBF [48, 75] in version 3.04 via its API, both with and without preprocessing by Blo-
qqer [51, 55] version 34,
• the QBF solver RAReQS [50] in version 1.1 via a self-made API,
• the QBF solver QuBE [52] in version 7.2 with communication via files,
• the tool ABC [67] (commit d3db71b) for optimizing AIGER circuits with communication via files, and
• the first-order theorem prover iProver [59] in version 1.0 with communication via files.
5.2. Benchmarks
We used benchmarks from the SyntComp 2014 [21] benchmark set11 to evaluate the performance of our different
methods to compute strategies as well as circuits implementing these strategies. Most of the benchmarks are param-
eterized. In the following, we briefly summarize their main characteristics as far as this is helpful for interpreting the
performance results. The size of the benchmarks is summarized in Table 1. All in all, we included 350 benchmark
instances, of which 40 instances are unrealizable.
The addko benchmark specifies a combinational adder for two k-bit numbers. The parameter o ∈ {y, n} indicates
if the benchmark file has been optimized with ABC [67] for circuit size (value y) or not (value n). This benchmarks is
realizable. Since it is mostly combinational, it challenges circuit synthesis more than strategy computation.
The multk benchmark specifies a combinational multiplier for two k-bit numbers and is thus similar to add.
The cntko benchmark specifies a k-bit counter that must not reach its maximum value. At value 2k−1 − 1, the
counter can be reset if the only control signal is set to true. The parameter o ∈ {y, n} again indicates if the benchmark
was optimized. This benchmark is realizable and can be challenging for strategy computation because it may require
many iterations to find the winning region. It is trivial for circuit synthesis, though, because hardwiring the only
control signal to true suffices.
The mvko benchmark also contains a k-bit counter that must not reach its maximum value. However, when the
most significant counter bit is set, the counter can be reset if the XOR sum of all control signals is true. Hence,
11We used all benchmark instances from this set with two exceptions: From the amba and genbuf benchmarks, we did not select the unoptimized
and the unrealizable instances to keep the number of instances manageable and balanced. Second, we also included a driver benchmark that is not
contained in the SyntComp 2014 benchmark set.
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Table 1: Summary of benchmark sizes. The suffix k multiplies by 1000. The suffix M multiplies by one million.
Name parameter range |x| |i| |c| Gates defining T
addko k = 2 to 20 2 2 · k k 17 to 365
multk k = 2 to 16 0 2 · k 2 · k 24 to 2450
cntko k = 2 to 30 k + 1 1 1 11 to 450
mvko k = 2 to 28 k + 1 k − 1 k − 1 10 to 469
bsko k = 8 to 128 k + 1 ld(k) 1 80 to 3202
stayko k = 2 to 24 k + 2 k k + 1 17 to 4104
ambakl k = 2 to 10 28 to 76 2 · k + 3 8 to 19 177 to 630
genbufkl k = 1 to 16 21 to 73 k + 4 6 to 24 134 to 733
factmnkc special selection 20 to 54 10 to 40 8 to 12 122 to 594
movklm k = l = 8 to 128 19 to 41 12 to 34 5 306 to 830
driverkl l = 5 to 8 55 to 326 16 to 98 24 to 82 435 to 1942
demokl k = 1 to 25 12 to 280 1 to 4 1 to 4 43 to 2055
gbk k = 1 to 4 11k to 23k 4 4 867k to 1.7M
loadkl k = 2 to 3 96 to 296 3 to 4 2 to 3 1092 to 3156
ltl2dbakl k = 1 to 20 44 to 484 2 to 7 1 194 to 5482
ltl2dpak k = 1 to 18 44 to 340 1 to 3 2 to 4 191 to 3866
there exists an implementation that hardwires all control signals to constant values. Again, o ∈ {y, n} indicates if
the benchmark was optimized. The benchmark is realizable and can be challenging for circuit synthesis because it
contains many interdependent control signals.
The realizable benchmark bsko applies a barrel shifter to a k-bit register, which is initialized to some constant value
and must never reach specific values. The amount of shifting is defined by uncontrollable inputs, but the shifting can
be disabled with a control signal. Barrel shifters can be particularly challenging for BDDs.
The benchmark stayko again contains a k-bit counter that must not reach its maximum value. Whether the counter
is incremented or not depends on complicated logic, involving an arithmetic multiplication of the control signals with
the uncontrollable inputs. Yet, when setting one specific control signal always to false, the specification is always
satisfied. Hence, the crux with this benchmark is whether the algorithms can find and exploit this “backdoor”.
The benchmark ambakl specifies an arbiter for ARM’s AMBA AHB bus [79] with k bus masters. The parameter
l ∈ {b, c, f} describes the method that has been used for transforming liveness properties in the original formulation of
the benchmark [79] into safety properties. We refer to Jacobs et al. [21] for a description of these three transformations.
All benchmark instances are available in an optimized and in an unoptimized form. Additionally, all benchmark
instances are available in an unrealizable variant. However, since the performance difference between all these variants
are rather small, we only ran our experiments with the realizable and optimized versions.
The benchmark genbufkl specifies a generalized buffer [79] connecting k senders to two receivers. The parameter
l ∈ {b, c, f} is the same as for the amba benchmarks. Similar to amba, we only ran our experiments with the realizable
and optimized versions in order to reduce the number of instances.
The factmnkc benchmark specifies a factory line with m tasks that need to be performed by two manipulation
arms on a continuous stream of objects. The factory belt has n places and rotates every k cycles by one place, thereby
delivering an object. The parameter c is a maximum number of errors in the setup of the processed objects that needs
to be tolerated by the factory line. Some of the included benchmark instances are unrealizable.
The movklm benchmark specifies a robot that has to move in a two-dimensional grid of k × l cells while avoiding
collisions with a moving obstacle. By default, the obstacle can only move in every second step. However, at most
m times, the obstacle can also move in consecutive time steps. For every grid size, our benchmark set contains an
unrealizable and a realizable instance.
The benchmark driverkl specifies an IDE hard drive controller based on an operating system interface specifica-
tion [80]. The parameter k ∈ {a, b, c, d} encodes the level of manual abstraction that has been applied when translating
the benchmark into a safety specification. The value a means that no abstraction has been applied, and the value d
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means that many details have been simplified. The parameter l ∈ {5, 6, 7, 8} is a bound on the reaction time. The
benchmark is only realizable for l = 8.
The remaining benchmarks are LTL formulas that are contained as examples in the distribution of the synthesis
tool Acacia+ [81]. They have been translated into safety specifications using the approach by Filiot et al. [10].
The demokl benchmarks represent LTL formulas that have originally been used as benchmarks for the synthesis
tool Lily [82]. Here, k is just a running number without any special meaning and l is a bound for the liveness-
to-safety transformation. Some of these benchmarks are unrealizable. The benchmark gbk represents a different
formulation of the generalized buffer benchmark genbuf for two senders and two receivers. The parameter k is here
a bound for the liveness-to-safety transformation. One of these instances is unrealizable. The benchmark loadkl
contains a specification of a load balancing system [9] for k clients that has been used as a case study for the Unbeast
synthesis tool [9]. The parameter l is again a bound for the liveness-to-safety transformation. One of these instances
is unrealizable. Finally, the benchmarks ltl2dbakl and ltl2dpak from the Acacia+ [81] examples have been translated.
Here, k is just a running index without any special meaning, and l is again a parameter of the translation. From these
benchmarks, some instances are also unrealizable.
5.3. Strategy Computation Results
In this section, we compare different methods for strategy computation. Methods for computing circuits that
implement a given strategy will be evaluated in Section 5.4. First, we will describe the compared methods and their
configuration. Section 5.3.2 will then present performance results on the average over all our benchmarks. A more
detailed investigation for the individual benchmark classes is then performed in Section 5.3.3. Section 5.3.4 will
finally highlight other interesting observations. All experiments reported in this section were performed on an Intel
Xeon E5430 CPU with 4 cores running at 2.66 GHz, and a 64 bit Linux.
5.3.1. Evaluated Configurations
Table 2 summarizes the methods and their configurations we compare in this thesis.
Baseline. BDD denotes a BDD-based implementation of the standard SafeWin procedure presented in Algo-
rithm 1. It has been implemented by students and won a synthesis competition that has been carried out in a lecture.
It is fairly optimized: it uses dynamic variable reordering, forced reorderings at certain points, combined BDD opera-
tions, and a cache to speed up the construction of the transition relation. See Section 2.2.1 for more background. IFM
denotes a reimplementation of the approach by Morgenstern et al. [74]. It is inspired by the model checking algorithm
IC3 [24] and based on SAT solving. AbsSynthe is a BDD-based synthesis tool that uses abstraction and refinement12
as well as other advanced optimizations [13]. It won the sequential synthesis track in the SyntComp 2014 [21]
competition. In version 2.0 (the version we compare to), AbsSynthe has also been extended with an approach for
compositional synthesis. AbsSynthe can therefore be considered as one of the leading state-of-the-art synthesis tools
for safety specifications. Together with IFM and BDD, it serves as a baseline for our comparison. Since this section
only evaluates the strategy computation, the circuit extraction is disabled in all baseline tools for now.
QBF-based learning. The configurations starting with a Q represent different realizations of the QbfWin pro-
cedure shown in Algorithm 6. This includes the basic algorithm with QBF preprocessing (QB) and without pre-
processing (Q), a version (QGB) using optimization RG (see Section 3.4.1), and a version (QGCB) that also uses
optimization RC (see Section 3.4.2). Furthermore, we present results for an implementation (QGAB) that computes
all counterexample generalizations instead of just one (see Section 3.1.3), and for one of our three approaches (named
QI) for incremental QBF solving (see Section 3.1.4). The results for the other two methods using incremental QBF
solving are similar and can be found in the downloadable archive. The downloadable archive also contains other
combinations of the different options and optimizations (20 in total).
Learning based on SAT solvers. All configurations of the SAT solver based learning procedure SatWin1, pre-
sented in Algorithm 9, are all named with an S as first letter. Our comparison contains a plain implementation (S),
12Abstraction and refinement are applied (roughly) in the following way. Only a subset of the state variables are considered. Based on this
subset, an under-approximation and an over-approximation of the mixed preimage operator Forces1 are defined. These are used to compute an
over-approximation W↑ and an under-approximation W↓ of the winning region. If the initial state is in W↓, the specification is realizable. If it is
not contained in W↑, the specification is unrealizable. Otherwise, the abstraction is refined by considering additional state variables.
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Table 2: Configurations for computing a winning strategy.
Name Algorithm and Optimizations Solver
BDD SafeWin (Alg. 1) CuDD
IFM Re-implementation of [74] MiniSat
ABS AbsSynthe 2.0 [13] CuDD
Q QbfWin (Alg. 6) DepQBF
QB QbfWin (Alg. 6) DepQBF + Bloqqer
QGB QbfWin (Alg. 6) + Opt. RG (Sect. 3.4.1) DepQBF + Bloqqer
QGAB QGB + computing all generalizations (Sect. 3.1.3) DepQBF + Bloqqer
QGCB QbfWin (Alg. 6) + Opt. RG and RC (Sect. 3.4) DepQBF + Bloqqer
QI Incremental QbfWin with variable pool (Sect. 3.1.4) Incremental DepQBF
S SatWin1 (Alg. 9) MiniSat
SG SatWin1 (Alg. 9) + Opt. RG (Sect. 3.4.1) MiniSat
SGC SatWin1 (Alg. 9) + Opt. RG and RC (Sect. 3.4) MiniSat
SE SatWin1 (Alg. 9) + Expansion (Sect. 3.3) MiniSat
SGE SatWin1 (Alg. 9) + Opt. RG + Expansion MiniSat
TQC Eq. (5) + CNF Templates (Sect. 3.5.1) DepQBF
TBC Eq. (5) + CNF Templates (Sect. 3.5.1) DepQBF + Bloqqer
TSC Eq. (5) + CEGIS (Alg. 10) + CNF Templates MiniSat
EPR Reduction to EPR (Sect. 3.6.2) iProver
P2 Parallel (Sect. 3.7) with 2 threads MiniSat + DepQBF + Bloqqer
P3 Parallel (Sect. 3.7) with 3 threads MiniSat + DepQBF + Bloqqer
a variant (SG) with optimization RG (see Section 3.4.1), and a version (SGC) that also performs optimization RC
(see Section 3.4.2). The former two are also combined with our heuristic for performing universal expansion (see
Section 3.3), named SE and SGE respectively. To simply the matters, we only present result using the SAT solver
MiniSat. Results using Lingeling and PicoSAT can be found in the downloadable archive. Both Lingeling and Pi-
coSAT can be faster than MiniSat for individual benchmark instances, but MiniSat yields better results on average.
Template-based approach. All configurations of our template-based approach (see Section 3.5) start with a T.
A QBF-based implementation with and without QBF preprocessing is realized in TBC and TQC, respectively. TSC
denotes a SAT solver based realization using our variant of the CEGIS algorithm (see Algorithm 10). We only present
results using CNF templates. Results using AND-inverter graph templates are similar and can be found in the archive.
Reduction to EPR. The configuration realizing the approach of Section 3.6.2 is named EPR.
Parallelization. The results produced by our parallelization with one thread are essentially the same as for SGE
because our parallelization executes SGE when used with one thread. The additional communication overhead is
negligible. The configurations with two and three threads are named P2 and P3, respectively. The additional speedup
we achieve with more than three threads is rather insignificant. Thus, we do not present any results with more threads.
5.3.2. The Big Picture
We executed the configurations listed in Table 2 with a timeout of 10 000 seconds per benchmark instance and
a memory limit of 8 GB. Figure 17 gives an overview of the resulting execution times in form of a cactus plot.
The horizontal axis contains the benchmarks, sorted in the order of increasing execution times (individually for each
configuration). The vertical axis shows the corresponding execution time on a logarithmic scale. Hence, the lines for
the individual configurations can only rise, and the steeper a line rises, the worse is its scalability. Another way to
read cactus plots is as follows: For a given time limit on the vertical axis, the horizontal axis contains the number
of benchmarks that can be solved within this time limit. We omitted some of the exotic configurations from Table 2
(namely Q, QGAB, QGCB, SGC, and SE) to keep the plot readable. In the following paragraphs, we will focus on the
most important observations based on Figure 17. A more detailed comparison will be given in the next subsections.
Our reduction to EPR does not scale well. EPR could only solve 27 instances. In none of the cases, a timeout
49
0 20 40 60 80 10
0
12
0
14
0
16
0
18
0
20
0
22
0
24
0
26
0
28
0
30
0
1
10
100
1000
10000
Benchmarks
Ex
ec
ut
io
n 
Ti
m
e 
[s
ec
] EPR
TQC TBC
TSC QGB QB
QI
IFM SG
BDD SGE
P2
P 3
S
ABS
Figure 17: A cactus plot summarizing the execution times for computing a winning strategy with different methods and configurations.
was hit. For all instances that could not be solved, iProver ran out of memory.
Our template-based configurations solve only few instances. By comparing the lines for TQC and TBC, we
can see that QBF preprocessing improves the scalability of our QBF-based realization of the template-based approach
quite significantly. Our implementation TSC using CEGIS and SAT solving can even solve a few more instances. In
all three cases, the lines rise very steeply. Slightly oversimplified, this means that the template-based methods either
find a solution quickly or not at all. Unfortunately, the latter case happens more often. In total, TSC solves only 115
instances, which is low compared to the other methods. However, the solved instances include some that cannot be
solved by any other method, so the template-based approach can complement other techniques. We will elaborate on
this aspect in the next section. Except for the (very large) gb benchmarks, the memory limit was never exceeded.
Incremental QBF solving gives a solid speedup for simple benchmark instances. Compared to QB and QGB,
the realization QI using incremental QBF solving is faster on average by more than one order of magnitude for simple
benchmark instances. For example, the 130 simplest instances for QB can all be solved by QB in less than 137
seconds each, while the 130 simplest instances for QI can be solved by QI in less than 6.2 seconds each. Yet, for more
complex instances, QI falls behind QB. One possible reason is the lack of QBF preprocessing in QI, which appears to
be a promising future research direction.
SAT solvers can outperform QBF solvers when learning a winning region. All our QBF-based methods are
outperformed significantly even by the plain SAT solver based implementation S. The observation that it can be
beneficial to solve QBF problems with plain SAT solving is not new [74, 50], and hence not completely surprising.
The plain implementation S can already solve more instances than our reimplementation IFM of the approach by
Morgenstern et al. [74].
Optimization RG yields a speedup of roughly one order of magnitude for method S. This can be observed,
at least for larger benchmark instances, when comparing the lines for SG and S in Figure 17. For example, the
224 simplest instances for S can each be solved by S in at most 9450 seconds. On the other hand, SG can solve
its 224 simplest instances in at most 470 seconds, which is 20 times shorter. Interestingly, optimization RG is not
beneficial when applied to our QBF-based implementation (compare QGB versus QB) on the average over all our
benchmarks, though. But even in the QBF case, it still yields a significant speedup for certain benchmark instances.
While optimization RG turned out to be very effective, optimization RC does not have a positive effect on average in
our experiments: the number of solved instances decreases from 255 to 236 when switching from SG to SGC (this is
not shown in Figure 17 but can be seen in Table 3). But optimization RC is also beneficial for individual benchmark
instances and, thus, not useless either.
Our heuristic for quantifier expansion gives a speedup of roughly one more order of magnitude. This can
be seen by comparing the line for SGE with that for SG. Nailed down by numbers, SG solves its 254 simplest
benchmarks in at most 6800 seconds each, while SGE solves its 254 simplest benchmarks in at most 268 seconds,
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Table 3: Computing a winning strategy: solved instances per benchmark class.
add mult cnt mv bs stay amba genbuf fact mov driver demo gb load ltl2dba ltl2dpa Total
Total 20 14 28 32 10 24 27 48 15 16 16 50 4 5 23 18 350
BDD 20 8 26 32 4 16 21 48 12 11 6 46 0 3 18 10 281
IFM 8 7 16 32 10 10 3 7 2 2 16 50 0 5 23 18 209
Q 8 4 24 30 10 10 2 7 1 0 2 44 0 2 20 15 179
QB 10 8 22 32 10 12 3 7 3 0 8 43 0 2 19 14 193
QGB 10 8 22 32 10 12 3 11 3 0 5 42 0 2 14 7 181
QGAB 10 8 22 32 10 12 3 11 3 0 4 42 0 1 6 9 173
QGCB 10 8 22 32 10 12 3 12 3 0 7 44 0 4 18 12 197
QI 8 4 22 30 10 10 3 7 2 0 2 45 0 3 22 16 184
S 8 7 24 32 10 18 15 13 2 2 3 46 0 4 23 17 224
SG 8 7 24 32 10 17 18 29 2 2 10 50 0 5 23 18 255
SGC 10 7 22 32 10 12 15 25 2 1 6 49 0 5 23 17 236
SE 20 9 24 32 10 12 19 20 3 2 3 48 0 4 23 18 247
SGE 20 9 24 32 10 12 21 37 5 3 10 50 0 5 23 18 279
TQC 10 9 24 12 4 10 0 0 0 0 0 3 0 0 0 0 72
TBC 20 14 24 25 6 18 0 0 0 0 0 4 0 0 0 0 111
TSC 8 7 28 32 10 24 0 0 0 0 0 6 0 0 0 0 115
EPR 4 2 11 8 0 2 0 0 0 0 0 0 0 0 0 0 27
P2 20 14 28 32 10 24 22 37 5 2 10 50 0 5 23 18 300
P3 20 14 28 32 10 24 23 37 5 2 16 50 0 5 23 18 307
ABS 20 9 24 32 10 16 27 48 11 11 7 50 0 5 23 18 311
which is 25 times shorter. The configuration SGE is already on a par with BDD.
Our parallelization achieves a speedup of more than one additional order of magnitude. SGE solves its 279
simplest benchmarks in at most 9920 seconds each. P2 solves its 279 simplest benchmarks in at most 295 seconds,
which is 33 times shorter. P3 never requires more than 105 seconds on its 279 simplest benchmarks, which can even
be seen as a speedup by a factor of 95 over SGE. Obviously, these speedups are not primarily the result of exploiting
hardware parallelism. They rather stem from combining different approaches that complement each other. Although
AbsSynthe uses advanced techniques such as abstraction/refinement, P3 is not far behind (P3 solves 4 instances less).
5.3.3. Performance per Benchmark Class
The previous section discussed the performance of the individual methods and configurations on average over all
our benchmarks. In this section, we will perform a more fine-grained analysis for the different classes of benchmarks.
Table 3 lists the number of solved benchmark instances per benchmark class. The first line gives the total number
of benchmarks in the class. The last column gives the total number of benchmarks for which a winning strategy could
be computed by the respective method within 10 000 seconds and a memory limit of 8 GB. Recall that a description
of the compared methods and their configurations can be found in Table 2. Some statistics on the benchmarks can be
found in Table 1. Table 3 marks the “best” configuration for a certain benchmark class in blue: If several methods
solve the same amount of instances, we marked the one with the lowest total execution time. For cases where the
difference in the total execution time is insignificant, we marked several configurations. If most of the configurations
solve all instances of a certain benchmark class in an insignificant amount of time, we refrain from marking them.
Moreover, we do not include ABS and the parallelizations in this ranking because they combine several techniques.
add. Neither BDD nor the template-based method TBC require more than 0.2 seconds for any instance of the add
benchmark. The SAT solver based learning approaches using universal expansion (SE, SGE) solve all instances as
well, but require up to 42 seconds. Without expansion (S, SG, SGC), SatWin1 requires many iterations to refine U
before a counterexample is found or to conclude that no counterexample exists (see Algorithm 9). For instance, for
add6y, roughly 4000 counterexample candidates are computed. This takes only one second. For add8y, SatWin1
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already computes 65 000 counterexample candidates, which takes 90 seconds. For add10y we hit the timeout. In
contrast, the QBF-based learning methods (with names starting with Q) require only two iterations, but cannot solve
significantly more instances either. This illustrates that the number of iterations alone is often not a good measure for
estimating the performance of different algorithms relative to each other.
mult. The results for this benchmark are similar to add. The main difference is that the BDD-based implemen-
tation does not perform well, but this is not surprising since multipliers are known to be challenging for BDDs (see
Section 2.2.1). Even ABS, which is highly optimized but also BDD-based, cannot solve all mult instances. The
template-based configuration TBC performs best.
cnt. When the winning region is computed iteratively for this benchmark, this requires many iterations. More
specifically, around 2k−1 refinements of the winning region are required for cntko. For k = 30, this already gives
around half a billion iterations. Even though the time per iteration is very low for all configurations, this still results
in timeouts for large values of k. In contrast, the template-based realizations require only one iteration. In particular,
the configuration TSC solves all cnt instances in less than 8 seconds.
mv. Even though this benchmark has a relatively high number of inputs and control signals, most methods can
solve all its instances within a fraction of a second. This benchmark will only be challenging for some of our circuit
computation methods in Section 5.4.
bs. This benchmark contains a barrel shifter and is thus challenging for BDD. Most of the other methods solve all
instances within a fraction of a second.
stay. This benchmark contains a counter and a multiplier, and thus combines the characteristics of mult and cnt.
Hence, it is not surprising that one of the template-based configurations performs best.
amba and genbuf. While the previous benchmarks are basically toy examples designed to challenge the synthesis
methods in different ways, the amba and genbuf benchmarks specify realistic hardware designs. BDD performs very
well on both these benchmarks. One circumstance contributing to this success may be that these benchmarks have
been translated from input files for the BDD-based synthesis tool Ratsy [83], where they have been tweaked for
efficient synthesizability. Yet, the SAT-based learning method SGE solves the same amount of amba instances as
BDD, an is even slightly faster on the solved instances. For genbuf, BDD is unrivaled in our experiments.
fact and mov. None of our SAT-based methods can compete with BDDs on these benchmarks.
driver. The IFM method by Morgenstern et al. [74] solves all instances of the driver benchmark in a fraction of a
second. This is remarkable because with up to 326 state variables, these benchmarks are quite large. The SAT solver
based learning methods SG and SGE are ranked second when run with optimization RG. Without optimization RG,
only few instances can be solved.
demo. Both IFM and SGE can solve all instances in at most 40 seconds. With up to 280 state variables, the demo
benchmarks contain quite large instances as well. The number of inputs is always relatively low, though.
gb. These benchmarks are far beyond reach with any of our methods. Even ABS fails.
load, ltl2dba and ltl2dpa. SGE performs best, solving most of these instances in less than a second. With 138
seconds, the longest execution time with SGE is also quite low.
Conclusions. Our QBF-based learning algorithms are dominated by our SAT solver based realizations across
all benchmarks classes. EPR is even dominated by all other configurations. On the other hand, no single methods
dominates all the other methods on all benchmark classes. We thus conclude that it is important to have different syn-
thesis approaches available. Our experiments suggest that our novel SAT-based synthesis methods form an important
contribution to the portfolio of available methods, complementing existing BDD-based methods (like BDD and ABS)
but also existing SAT-based methods (like IFM).
5.3.4. Further Observations
This section highlights interesting observations that are more specific to certain methods.
QBF preprocessing is important. Figure 18 compares the execution times with and without QBF preprocessing
for the QBF-based learning approach in a scatter plot. Each point in the diagram corresponds to one benchmark
instance. The horizontal axis gives the execution time for the benchmark without preprocessing, and the vertical axis
the corresponding execution time with preprocessing. Hence, all points below the diagonal represent a speedup due to
preprocessing, and all points above are instances with a slowdown. Note that both axes are scaled logarithmically. We
can see a slowdown by up to around one order of magnitude for many instances. However, there are also 20 points on
the x-axis, indicating instances that can be solved in less than one second due to preprocessing. Furthermore, there are
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Figure 18: A scatter plot illustrating the speedup due to QBF prepro-
cessing in QBF-based learning (Q versus QB).
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Figure 19: A scatter plot illustrating the speedup due to QBF prepro-
cessing in our template-based approach (TQC versus TBC).
19 points on the right border of the diagram, indicating cases where we had a timeout without preprocessing but get
a solution when preprocessing is enabled. Two instances are even located in the lower right corner, representing an
improvement from a timeout to less than one second. The number of solved instances increases from 179 to 193 due
to preprocessing in the QBF-based learning method (see Table 3). The results for the template-based method (TQC
versus TBC) are illustrated in Figure 19 and are even more impressive. A noticeable slowdown can only be observed
for two cases. There are 44 points on the x-axis, for which preprocessing reduced the execution time to less than one
second. For 40 cases, a timeout is avoided due to preprocessing. Finally, there are 23 points in the bottom right corner
of Figure 19, for which a timeout is turned into a successful execution that takes less than one second.
Our optimizations for quantifier expansion can avoid a formula size explosion in many cases. For most of our
SAT-based methods, the memory consumption is rather insignificant. As an exception, SGE can consume quite some
memory due the expansion of universal quantifiers (see Section 3.3). However, our implementation can also fall back
to SG if some memory limit is exceeded. In our experiments, this happened only for large instances of mult, stay,
gb, and driver. One reason is our careful implementation of the expansion, which aggressively applies simplifications
to reduce the formula blow-up. As an example, for genbuf15b, a straightforward implementation would produce
652 · 223 ≈ 5 · 109 AND gates to define the expanded transition relation. With 3 · 4 = 12 byte per AND gate, this
gives 56 GB. With our simplification techniques, the expanded transition relation has “only” 1.5 million AND gates.
In addition, the final over-approximation F of the winning region W for genbuf15b contains 707 clauses and 8517
literals (after simplification). After negation, this makes 8517 clauses with 17739 literals. With 4 byte per literal,
combining 223 copies of this CNF in a straightforward way would require more than 500 GB of memory. Due to
our simplifications, the expanded CNF for ¬F has only 8.5 million literals and SGE solves this benchmark instance
without falling back to SG. The maximum memory consumption is only 680 MB.
Our parallelization is more than a portfolio approach. When executed with two threads, our parallelization
combines the template-based approach (in a mix of TBC and TSC) with the learning-based approach SGE. The two
approaches do not only run in isolation, but share information: clauses discovered by the SGE-thread are commu-
nicated to the template-based thread and are considered as fixed part of the winning region there (see Section 3.7).
This exchange of information can have a positive effect. For example, for the genbuf benchmark, the template-based
approach fails to solve even the simplest instances when applied in isolation. However, in our parallelization, the
final winning region for certain instances is actually found by the template-based thread. This includes even very
large instances such as genbuf15b. The speedup of our parallelization P2 in comparison to SGE for such instances is
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rather moderate (e.g. ≈ 10 % for genbuf15b), but this still illustrates that complementary methods can benefit from
each other in our parallelization.
5.4. Circuit Synthesis Results
We now compare our different methods (from Chapter 4) to construct a circuit from a given strategy. Again, we
first describe the evaluated configurations and the experimental setup. Section 5.4.3 then discusses the results on the
average over all our benchmarks. Section 5.4.4 dives into more details by investigating the performance for different
benchmark classes. Other interesting observations will be highlighted in Section 5.4.5.
5.4.1. Evaluated Configurations
Table 4 lists the different methods and their configurations compared in this section. All our SAT-based methods
use the tool ABC [67] in a postprocessing step to further reduce the circuit size.13
Baseline. BDD denotes a BDD-based implementation of the standard cofactor-based approach presented in Al-
gorithm 2. It is implemented in the tool that has already been discussed in Section 5.3.1, which won a synthesis
competition that has been carried out in the course of a lecture. Besides dynamic variable reordering (with method
SIFT [40, 41]), it also performs a forced reordering with a more expensive heuristic (SIFT CONV [40, 41]) before
circuits are extracted from the strategy. Furthermore, it uses a cache that maps BDD nodes to corresponding signals
in the circuit constructed so far. Whenever new circuitry is added, the cache is consulted to reuse existing signals.
Consequently, no two signals in the constructed circuit will be equivalent. The configuration ABS denotes the circuit
synthesis step as implemented in AbsSynthe version 2.0 [13]. The basic algorithm is the same as that of BDD, but
additional optimizations are applied. The IFM method by Morgenstern et al. [74], which has been used as a baseline
in Section 5.3, is not included here because it can only compute a winning strategy but not a circuit implementing it.
QBF-based methods. Our approach using QBF certification (see Section 4.1) is named QC. A variant where we
compute the negation of the winning region using the procedure NegLearn (Algorithm 11) is denoted by QCN. Our
QBF-based learning approach from Algorithm 13 is used in three configurations: QL denotes a plain implementation
using DepQBF, QLB also uses QBF preprocessing by Bloqqer, and QLI uses the DepQBF solver in an incremental
fashion (see Section 4.2.2).
Interpolation-based method. An implementation of the interpolation-based method from Algorithm 15 is de-
noted by ID. It applies the dependency optimization presented in Section 4.3.2 and uses MathSAT version 5.2.12
as interpolation engine. MathSAT supports several interpolation methods. In our experiments we use McMillan’s
system [84]. Results with other interpolation methods are rather similar, though. We also implemented our own inter-
polation engine by processing PicoSAT proofs in the TraceCheck format. However, for larger benchmark instances,
the proof files grew prohibitively large with this approach. Our realization using MathSAT does not have this problem.
Learning based on SAT solvers. Configuration SL implements the SAT solver based learning approach from
Section 4.4 without the dependency optimization (Section 4.3.2) and without minimizing the final solution (Sec-
tion 4.4.2). SLD denotes a similar configuration, but with the dependency optimization enabled. Finally, the SLDM
configuration also applies a minimization of the final solution by attempting to eliminate literals and clauses from the
computed solutions (Section 4.4.2). All these configurations use activation variables to perform incremental solving
across all calls to CnfInterpol (see Section 4.4.2). Lingeling is slightly faster on average than MiniSat and PicoSAT
in all these configuration. Results for other configurations (28 in total) can be found in the downloadable archive.
5.4.2. Experimental Setup
Again, all experiments were performed on an Intel Xeon E5430 CPU with 4 cores running at 2.66 GHz, using a 64
bit Linux as operating system. A timeout was set to 10 000 seconds for all circuit synthesis runs. The available main
memory was limited to 8 GB. The maximum size for auxiliary files to be written to the hard disk was set to 20 GB.
Sanity checks. All synthesized circuits were model checked using IC3 [24]. IC3 never found a counterexample
but in some cases hit a timeout. We thus also ran a bounded model checker (BLIMC, which is distributed with
Lingeling [78]) to get bounded correctness guarantees for such cases.
13If the AIGER circuit has less than 2 · 105 AND gates before optimization, then we execute the command sequence strash; refactor -zl;
rewrite -zl; three times, followed by dfraig; rewrite -zl; dfraig;. Between 2 · 105 and 106 AND gates, we only execute the sequence
strash; refactor -zl; rewrite -zl; twice. For more than 106 AND gates, we perform it only once.
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Table 4: Configurations for computing a circuit that implements a given strategy.
Name Algorithm and Optimizations Solver
BDD CofSynt (Alg. 2) CuDD
ABS AbsSynthe 2.0 [13] CuDD
QC QBF Certification (Sect. 4.1) QBFCert
QCN QBF Certification (Sect. 4.1) + NegLearn (Alg. 11) QBFCert
QL SafeQbfSynt (Alg. 13) DepQBF
QLB SafeQbfSynt (Alg. 13) DepQBF + Bloqqer
QLI SafeQbfSynt (Alg. 13) Incremental DepQBF
ID SafeInterpolSynt (Alg. 15) + Dep. Opt. (Sect. 4.3.2) MathSAT
SL SafeInterpolSynt + CnfInterpol (Alg. 16) Lingeling
SLD SafeInterpolSynt + CnfInterpol (Alg. 16) + Dep. Opt. (Sect. 4.3.2) Lingeling
SLDM SafeInterpolSynt + CnfInterpol (Alg. 16) Lingeling
+ Dep. Opt. + Minimizing the final solution (Sect. 4.4.2)
P2 Parallel (Sect. 4.5) with 2 threads Lingeling + DepQBF
P3 Parallel (Sect. 4.5) with 3 threads Lingeling + DepQBF
Winning strategies. For all our SAT-based circuit computation methods, we used the winning strategies as
computed by configuration P3 (see Table 2). Preliminary experiments with other strategy computation methods
suggest that the impact on the performance in circuit synthesis is rather small. One reason is that we simplify the
computed winning region (or winning area) by calling CompressCnf (Algorithm 7) as a preprocessing step to circuit
extraction (see Chapter 4). We thus refrain from running experiments with all combinations of our strategy- and circuit
computation methods. Furthermore, we stored the winning strategies computed by P3 into files and loaded them for
our circuit computation experiments in order to ensure that all our methods operate on exactly the same strategy (and
to save computational resources for recomputing the strategy each time). For BDD and ABS, we used the winning
regions as computed by these tools as a starting point for circuit synthesis.
Benchmarks. From the 350 benchmark instances used to evaluate our strategy computation methods (see Sec-
tion 5.2), only 267 instances have been used to compare our circuit computation methods. This has two reasons. First,
40 instances are unrealizable, so they have no winning strategy. Second, for some instances, no winning strategy could
be computed (even with a timeout of 105 seconds) for at least one of the compared methods. In order to have a fair
comparison, we thus used only those benchmarks for which P3, BDD and ABS succeeded in computing a winning
strategy. In detail, P3 failed to compute a winning strategy for 25 instances. For 19 additional instances, BDD could
not find a winning strategy within 105 seconds. This includes cnt30n and cnt30y, for which we estimated BDD’s
circuit synthesis time (to be 0.1 seconds) and the circuit size (to be 32 gates) based on observations from smaller
instances. This leaves 17 excluded instances. ABS could not compute a winning strategy for 11 more benchmarks.
However, for two cnt instances, we could estimate the time and size to 0.1 seconds and 1 gate based on results for
smaller instances. For eight instances of the stayko benchmark, we also estimated 0.1 seconds and k + 1 gates. What
remains is one driver instance to exclude. This results in 350−40−25−17−1 = 267 instances used for the comparison.
The number of used instances per benchmark class can be seen from Table 5 (see the line labeled “Total”).
More detailed comparisons. The downloadable archive also contains more detailed pairwise comparisons on
larger subsets of the benchmark instances. This includes charts to compare our SAT-based methods with ABS on
all 281 benchmarks for which both ABS and P3 were able to compute a winning strategy. Charts comparing our
SAT-based methods with BDD on all 268 instance on which both BDD and P3 were able could find a winning region
are included as well. However, since the results are almost identical to our three-way comparison, we refrain from
presenting them in this article.
5.4.3. The Big Picture
The Figures 20 and 21 contain cactus plots illustrating the execution time and the resulting circuit size for the
method configurations from Table 4. Configuration QC is omitted because both the execution time and the circuit size
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Figure 20: A cactus plot summarizing execution times for computing a circuit from a strategy.
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Figure 21: A cactus plot summarizing the resulting circuit sizes.
is similar to QCN (the difference is mostly in the memory consumption). Configuration QL performs slightly worse
than QLB and QLI and is also omitted to make the plots more legible. The following paragraphs discuss the most
important observations based on these two figures. A detailed analysis is done in Section 5.4.4 and 5.4.5.
QBF certification does not perform well. From Figure 21, we can see that the QBF certification method QCN
produces the largest circuits. Figure 20 illustrates that QCN is on average slightly faster than QLB, but still solves less
instances within the given resource limits. The reason is that QCN often exceeds the 20 GB limit for auxiliary files
because the proof traces produced by DepQBF in the QBFCert framework can grow very large (several hundreds of
GB when run without limits).
QBF-based learning is slow but produces small circuits. Especially when used with incremental QBF solving,
QBF-based learning can outperform QBF certification both regarding execution time and circuit size (compare QLI
versus QCN). Still, in comparison with the other methods, QLI is on average way slower. Regarding circuit size, QLI
and QLB are on a par and outperform the interpolation-based method ID as well as the BDD-based implementation
BDD by almost one order of magnitude on average.
The interpolation-based approach does not outperform BDDs in our experiments. Regarding circuit size, the
interpolation-based configuration ID yields similar results as BDD on average. However, ID is noticeably slower than
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BDD, especially for more complex benchmark instances.
Our SAT solver based learning approach outperforms all our other non-parallel methods. This holds true
for both the execution time and the circuit size. Configuration SLD turns out to be our best non-parallel option on the
average over all our benchmarks. It is already faster than BDD on average by more than one order of magnitude. For
example, BDD can solve its 233 simplest benchmark instances in at most 7931 seconds each. SLD never needs more
than 461 seconds for its 233 simplest instances. This is a factor of 17. With respect to circuit size, the situation is
even more extreme. The 233 smallest circuits produced by BDD have at most half a million AND gates each. The 233
smallest circuits produced by SLD have at most 2383 gates each. This is smaller by a factor of 188. SLDM produces
even slightly smaller circuits, with an improvement factor of 240 compared to BDD. This is not only because BDD
produces large circuits for benchmarks that cannot be solved by SLD. The most extreme instance is driverd814, for
which BDD produces a circuit with 3.7 million AND gates, while SLD produces a circuit with only 66 gates.
Our parallelization is competitive with the state of the art. Our parallelization P3 increases the number of
solved instances compared to SLD from 250 to 263 by combining different methods and optimizations. The circuit
sizes also decrease slightly, which is partly due to our heuristics performing additional circuit minimizations if there
is sufficient time left (see Section 4.5), and due to selecting the smallest solution from all threads. Our parallelization
already solves 2 instances more than the state-of-the-art tool AbsSynthe. When comparing P3 against AbsSynthe in
Figure 20, we can see that AbsSynthe solves many instances in less than one second but the execution times grow
steeper for more difficult instances. Thus, AbsSynthe can be superior if the timeout is short, while P3 shows a more
steady pace. Regarding circuit size, our parallelization outperforms AbsSynthe by more than one order of magnitude
on average (compare P3 versus ABS in Figure 21).
Execution time and circuit size often correlate. With the exception of the QBF-based learning methods, we can
observe a correlation between execution time and circuit size in our experiments. Methods that are fast have a tendency
to also producing small circuits and vice versa. At the first glance, this may be surprising because, intuitively, one
could expect that we have to find a good trade-off between these performance metrics. One reason for the correlation
is that most of our methods (all except QC and QCN) compute circuits iteratively for one control signal after the
other. After every iteration, the strategy formula is refined with the solutions for the control signals that have been
synthesized so far. If these solutions are complicated, then this results in more complicated strategy formulas for
the next iterations, which can increase the computation times. For the learning-based methods, the size of the CNF
formulas defining the control signals directly corresponds to the number of iterations that were needed to compute
them: Every clause results from a mayor iteration involving a counterexample computation. Every literal in a clause
witnesses a failed attempt to eliminate this literal with a SAT- or QBF solver call. A correlation between the circuit
size and the execution time is thus natural.
Computing circuits from strategies is by no means a negligible step in the synthesis process. Let us compare
the total strategy computation time against the total circuit computation time for all instances where both steps termi-
nate within the timeout of 10 000 seconds. For P3, this comparison reveals that 52 percent of the total synthesis time is
spent on strategy computation and 48 percent is consumed by circuit computation. For BDD, the distribution is 60 %
to 40 %. Only for ABS, the distribution is 90 % to 10 %, which may be due to the abstraction/refinement techniques
implemented in ABS.
5.4.4. Performance per Benchmark Class
This section analyzes the performance of our methods for circuit synthesis for the different benchmark classes.
We will see that the configuration SLD is not always superior.
Table 5 lists the number of benchmark instances that could be solved per benchmark class by the different con-
figurations. The first line gives the total number of benchmark instances in the respective class. The last column
gives the total number of instances for which a circuit could be computed by the respective method within the given
resource limits (10 000 seconds, 8 GB of main memory, 20 GB for auxiliary files). The fastest configuration is marked
in blue. If the same amount of instances are solved by several configurations, we marked the one with the lowest total
execution time. In case the total execution time is very similar, we sometimes marked several configurations. For
benchmark classes where most of the configurations solve all instances, we did not mark any configuration. Again,
we do not include ABS and the parallelizations in this ranking because they combine several techniques.
14This instance is not included in Figure 21 because ABS could not compute a winning strategy for this instance.
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Table 5: Computing a circuit from a strategy: solved instances per benchmark class.
add mult cnt mv bs stay amba genbuf fact mov driver demo load ltl2dba ltl2dpa Total
Total 20 14 28 32 10 24 23 42 3 2 0 37 3 19 10 267
BDD 20 7 28 32 4 16 13 41 3 2 - 36 3 18 10 233
QC 6 4 28 32 10 24 0 6 2 0 - 30 2 7 10 161
QCN 6 4 28 32 10 24 3 10 3 1 - 31 2 9 8 171
QL 8 4 28 32 10 24 3 10 2 0 - 35 3 19 10 188
QLB 8 3 28 32 10 24 3 9 2 0 - 35 3 19 10 186
QLI 8 4 28 32 10 24 3 11 3 1 - 35 3 19 10 191
ID 20 5 28 28 10 24 4 12 2 1 - 36 3 19 10 202
SL 12 5 28 25 10 24 20 41 3 2 - 37 3 19 10 239
SLD 20 14 28 22 10 24 17 41 3 2 - 37 3 19 10 250
SLDM 20 14 28 22 10 24 14 40 3 1 - 37 3 19 10 245
P2 20 14 28 32 10 24 17 41 3 2 - 37 3 19 10 260
P3 20 14 28 32 10 24 20 41 3 2 - 37 3 19 10 263
ABS 20 8 28 32 10 24 23 42 3 2 - 37 3 19 10 261
add. The configurations BDD, SLD and SLDM solve all instances of the add benchmark within one second.
The difference in circuit size is moderate (at most 171 gates with SLD and SLDM; at most 416 gates with BDD).
The interpolation-based method ID solves all instances as well but requires at most 40 seconds. The good results of
SLD, SLDM and ID are mostly due to our dependency optimization (see Section 4.3.2 and Section 4.4.2): Without the
dependency optimization, the SAT solver based learning method solves only 12 instances (SLD versus SL).
mult. This benchmark is similar to add in spirit, but the circuit to be synthesized is more complex. SLD and
SLDM still perform well, again due to the dependency optimization. However, BDD and ID fall back noticeably.
The difference in circuit size also grows more significant: For example, BDD implements mult9 with more than 105
gates, while SLD and SLDM require only 633 gates. One reason is that multipliers cannot be represented by small
(monolithic) BDDs with any variable ordering (see Section 2.2.1). Since the BDD method dumps BDDs as a network
of multiplexers to obtain the resulting circuit, the BDD size does not only affect the computation time but also the
resulting circuit size. Our SAT solving based methods SLD and SLDM do not suffer from this issue. They even
outperform AbsSynthe significantly on this benchmark.
cnt, bs and stay. These benchmarks can be solved by all our methods in a few seconds. Only ID requires up to
46 seconds on larger instances of stay. BDD performs well on cnt, but cannot solve all instances of bs and stay. The
latter two benchmarks contain barrel shifters and multipliers, which are known to be challenging for BDDs.
mv. The mv benchmark is an interesting case. Most of our methods can solve all instances of this benchmark
in less than one second. However, for the interpolation-based method ID as well as the SAT solver based learning
methods SL, SLD and SLDM, this benchmark is challenging. All these methods are based on InterpolSynt (Algo-
rithm 14). The crux with the mv benchmark is that the XOR sum of all control signals must be true. InterpolSynt
starts by building a circuit to fix the value of the last control signal based on all other control signals such that this is
ensured. Since this circuit needs to react properly to all possible values of all other control signals, it can be very large.
In particular, the SAT solver based learning methods build this circuit in a CNF representation without introducing
auxiliary variables. A CNF formula that computes the XOR sum of n variables without introducing new auxiliary
variables requires 2n−1 clauses. For mv28y, this gives 227 ≈ 134 · 106 clauses.15 Only in the last iteration, when the
algorithm processes the first control signal, InterpolSynt discovers that this signal can actually be set to a constant
value. This has the effect that all the computed circuits for the other control signals also collapse to constant values.
The root cause for this behavior is that InterpolSynt is very conservative with exploiting implementation freedom
(see Section 4.3.4 for a discussion). In contrast, the QBF-based learning algorithm QbfSynt (Algorithm 12) exploits
15For the resubstitution step in Line 9 of Algorithm 14, this CNF also needs to be negated, which can even result in running out of memory.
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the available freedom greedily. It sets each control signal to a constant value right away, because this is sufficient to
ensure that a solution for the remaining control signals still exists.
amba and genbuf. For these benchmarks, the SAT solver based learning configuration SL performs best. That
is, the dependency optimization implemented in SLD and SLDM does not pay off. SLD, SL and BDD can solve the
same amount of genbuf instances, but SLD is slower than SL by a factor of 2 in total, and BDD is even slightly slower
than SLD in total. The sum of the circuit sizes for all genbuf instances is 44 times smaller when using SL instead of
BDD. For amba, the factor is 21 when counting only the instances that can be solved by both SL and BDD.
fact and mov. Both BDD and SL can solve all fact instances in less than 10 seconds per instance. The mov
instances are solved by BDD in at most 160 seconds per instance. The second fastest configuration for mov is SL, but
it requires already 4500 seconds.
driver. ABS cannot compute a winning strategy for any of the driver instances, so this benchmark is not included
in the comparison of Table 5. Our SAT solver based learning methods SL, SLD and SLDM can solve all driver
instances in less than 10 seconds. The circuit size with these methods is at most 600 gates. BDD can only handle the
smallest driver instance, but takes already half an hour to produce a circuit with 3.7 million gates. With up to 326 state
variables and 98 inputs, the driver benchmark certainly offers plenty of possibilities for building complicated circuitry.
Yet, in contrast to BDD, our learning-based methods appear to perform well in exploiting the implementation freedom
to avoid overly complicated solutions.
demo. Only ABS and our SAT solver based learning methods SL, SLD and SLDM can solve all instances. The
dependency optimization is not beneficial: SLD is slower than SL by a factor of 3.2.
load. Again, the SAT solver based learning methods SL, SLD and SLDM perform best: they solve all instances
in at most 2 seconds. ID requires up to 18 seconds. The fastest QBF-based learning method is QLI, requiring up to 87
seconds for the load instances. BDD requires up to 10 minutes.
ltl2dba and ltl2dpa. The configurations ID, SL, SLD, and SLDM require at most 4 seconds on these benchmarks.
Other configurations that can also solve all these benchmarks are slightly slower.
5.4.5. Further Observations
The effect of our postprocessing with ABC [67] is rather insignificant. For SLD, ABC manages to reduce
the average circuit size from 9500 gates to around 2700 gates in our experiments. However, this average is strongly
influenced by the mv benchmark, where circuits with up to half a million gates are reduced to circuits were all control
signals are driven by constants. See Section 5.4.4 for an explanation why this happens. This reduction for the mv
benchmark could also be achieved with a simple constant propagation. When omitting the mv benchmark, the average
circuit size is reduced from 4100 gates to 2900 gates, which is a reduction by around 30 percent. In relation to the
circuit size differences between our methods, which can be in the range of several orders of magnitude (see Figure 21),
this is rather insignificant. On the other hand, in the case of SLD, only 0.6 percent of the total execution time for all
benchmarks is spent by ABC. By modifying the sequence of minimization commands executed by ABC, other trade-
offs between the execution time and the resulting circuit size improvements are possible. Yet, our experiments suggest
that postprocessing cannot easily compensate the large circuit size differences between the methods. In other words,
exploiting the implementation freedom cleverly while computing the circuits appears to be much more effective than
investing more effort into postprocessing.
Incremental QBF solving outperforms QBF preprocessing in our circuit synthesis experiments. Figure 22
illustrates the effect of QBF preprocessing in our QBF-based learning method for circuit synthesis by comparing QLB
against QL in a scatter plot. We see a negative effect for most instances. The number of solved instances even decreases
from 188 to 186 (see Table 5). By trend, preprocessing is more beneficial for more complex instances. Some of the
more complex instances have been left out in the comparison because either BDD or ABS failed to compute a winning
region. If we consider all 285 instances on which P3 managed to compute a winning strategy, the number of solved
instances actually increases from 190 to 193 due to QBF preprocessing. Hence, preprocessing also has its merits.
On the other hand, incremental QBF solving has an exclusively positive impact in our experiments. It is visualized
in Figure 23, comparing QLI against QL. There is not a single instance where incremental QBF solving increased
the computation time. In 3 cases, a timeout is avoided. When counting only the instances where QL terminates
successfully, the average execution time is reduced from 204 to 59 seconds, which is a speedup of factor 3.5.
Using NegLearn reduces the memory required by QBFCert. As already mentioned, QBFCert can consume
quite some memory. This applies to both main memory as well as disk space for auxiliary files. As a consequence,
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Figure 22: The effect of QBF preprocessing in circuit synthesis.
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Figure 23: The effect of incremental QBF solving in circuit synthesis.
QC encounters a timeout for only two benchmark instances. For the other instances that cannot be solved, the reason
is in exceeding the memory limit. When using NegLearn (Algorithm 11) in order to compute the negation of the
winning region without introducing auxiliary variables, the size of the auxiliary files is reduced by up to a factor of
30. On the other hand, for more than 15 instances, running NegLearn only trades a memory issue for a timeout. Still,
the total number of solved instances increases from 161 to 171 in our QBF certification approach (compare QC with
QCN in Table 5). For our other methods, running NegLearn does not pay off, though.
Minimizing the final solution in SAT solver based learning yields moderate circuit reductions. When count-
ing only the benchmark instances where both SLD and SLDM terminate, the average circuit size is reduced by 33%
(from 1500 to 1000 gates) due to the final minimization step discussed in Section 4.4.2. On the other hand, the average
circuit computation time increases from 106 seconds to 311 seconds, which is almost a factor of 3. For individual
benchmark instances, the cost/benefit ratio can be lower, though. For example, in the case of driverb8, the circuit size
is reduced from 594 gates to 152 gates in only a few extra seconds.
5.5. Discussion
Binary Decision Diagrams are increasingly displaced by SAT-based methods in the formal verification of hardware
circuits. In synthesis, however, outperforming BDDs is challenging.
Outperforming BDDs in strategy computation. For the strategy computation step, our SAT solver based learn-
ing approach is competitive with the BDD-based reference implementation in our experiments, but only when making
clever use of incremental solving, unsatisfiable cores, our optimization for exploiting unreachable states, and our
heuristic for expanding quantifiers. With our parallelization, we can even solve significantly more benchmark in-
stances than the BDD-based implementation. This is achieved by complementing the SAT solver based learning
approach with our template-based approach. An advantage of BDDs is that they can handle both universal and ex-
istential quantification. This also holds true for QBF solvers. However, a QBF solver only computes one satisfying
assignment, while BDDs eliminate the quantifiers to represent all satisfying assignments simultaneously. Our QBF-
based algorithms have to compensate for that with more iterations. The performance of our QBF-based algorithms
is rather limited compared to our SAT solver based realizations. This is somewhat surprising because the lack of
universal quantification induces even more iterations. However, considering that QBF is still a rather young research
discipline, this situation may change in the future. A combination of incremental QBF solving with preprocessing
appears to be a particularly promising direction. Our parallelization is on a par with the state-of-the-art synthesis tool
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AbsSynthe, which is also BDD-based but uses abstraction/refinement and other advanced optimizations. Adopting
optimizations like abstraction/refinement from AbsSynthe appears to be a promising direction for future work.
Outperforming BDDs in circuit computation. For the second synthesis step, where circuits implementing the
computed strategies are constructed, our satisfiability-based methods are even more beneficial on average over all our
benchmarks. In particular, our combination of interpolation with SAT solver based learning outperforms the BDD-
based reference implementation by roughly one order of magnitude on average. Moreover, it produces circuits that
are smaller by around two orders of magnitude. One reason is that the learning techniques we apply seem to be good
at exploiting implementation freedom. Ehlers et al. [61] showed that learning techniques can also improve the circuit
sizes when used with BDDs, but only at the cost of additional computation time. The experiments in this article
suggest that the combination of learning algorithms with decision procedures for satisfiability is more promising. Our
plain SAT solver based learning approach is still significantly slower than AbsSynthe. However, our parallelization
can already solve more instances by combining different SAT-based methods. Moreover, it produces circuits that are
smaller than those from AbsSynthe by more than one order of magnitude on average in our experiments.
Conclusion. BDDs are far from obsolete in the synthesis of reactive systems. Yet, SAT-based methods can be
competitive, and even outperform BDD-based implementations on average when designed carefully. We also observed
that SAT-based methods can solve classes of benchmarks that are hard to deal with for BDDs. We therefore believe
that our novel synthesis methods form an important contribution to the portfolio of available approaches.
6. Related Work
Related work on which this thesis builds has already been discussed throughout the document, and especially in
Chapter 2. This chapter discusses alternative approaches and points out similarities and differences.
6.1. SAT-Based Reactive Synthesis Approaches
Reactive synthesis is a broad research area, but approaches based on decision procedures for satisfiability are rare.
Incremental induction. Morgenstern et al. [74] present a SAT solver based synthesis algorithm for safety specifi-
cations that is inspired by the model checking algorithm IC3 [24] and its principle of incremental induction. The basic
idea is to lazily compute the rank of the initial state of the specification, which is the maximum number of steps in
which the environment can enforce to visit an unsafe state. If this rank is found to be finite, the specification is unre-
alizable. If it is found to be infinite, the specification is realizable. Hence, strictly speaking, the paper only presents a
decision procedure for realizability. However, computing a winning strategy and a circuit implementing this strategy
is also possible. We used a reimplementation of this algorithm as a baseline in our experimental evaluation. It was
very fast on certain benchmark instances, but outperformed significantly by our new algorithms on average.
Property-directed synthesis. Chiang and Jiang [85] present a similar approach, which is also inspired by
IC3 [24]. While Morgenstern et al. [74] solve the game from the perspective of the environment taking the un-
safe states as anchor, the approach by Chiang and Jiang [85] takes the perspective of the controller to be synthesized.
It uses the initial states as anchor and tries to avoid ending up in an unsafe state. This yields promising results for a
(rather small) subset of the SyntComp 2014 benchmarks. An integration into our parallelization would be interesting.
Strategy computation without preimages. Narodytska et al. [86] propose an algorithm to compute strategies for
reachability specifications, where a set of target states needs to be visited at least once. The general idea is to apply
a counterexample-guided backtracking search in order to find a set of executions that is sufficient to reach the target
states within some number n of steps. This set of executions is then generalized into a winning strategy in the form
of a tree that defines control actions based on previous inputs. If no strategy is found for a particular bound n, then n
is increased. A SAT solver is used both to compute and to generalize executions. Hence, in comparison to our work,
this approach operates on a different specification class (reachability rather than safety), and it computes a winning
strategy directly rather than deriving it from a winning region.
Implementing strategy trees. Ee´n et al. [87] complete the work discussed in the previous paragraph by proposing
a method to compute circuits implementing the obtained winning strategies. Just like one of our methods, it uses
interpolation. However, since the strategies are represented as trees rather than relations, the use of interpolation is
quite different compared to our work.
QBF-based approaches. Staber and Bloem [65] present a QBF-based synthesis method for safety specifications.
The general principle of unrolling the transition relation has already been discussed along with its drawbacks in
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Section 3.1.1 as a motivation for our learning-based algorithms. A solution for Bu¨chi objectives (where some set of
states needs to be visited infinitely often) is presented by Staber and Bloem [65] as well. Alur et al. [88] propose a
similar solution for bounded reachability specifications (where a set of target states needs to be reached within at most
n steps). That paper [88] also proposes an optimization that uses only one copy of the transition relation. However,
all variables are still copied for all time steps and the high number of quantifier alternations (linear in n) remains. In
contrast, our learning-based methods use only one copy of the transition relation and two quantifier alternations in all
QBF solver calls (at the cost of a potentially higher number of solver calls).
ALLQBF solving. Becker et al. [89] explain how QBF solvers can be used to compute not only one but all satis-
fying assignments of a QBF in the form of a compact (quantifier-free) formula. Similar to some of our satisfiability-
based synthesis methods, query learning is used to solve this problem. The paper also points out that such an ALLQBF
engine can be used as a direct replacement of BDDs to compute the winning region of various specification classes
using fixpoint algorithms. For instance, Algorithm 1 can be realized with an ALLQBF engine in order to compute
the winning region of a safety specification. While our QBF-based algorithm QbfWin (Algorithm 6) is similar in
spirit, there are also some important differences. We apply query learning directly to the specification rather than the
preimage computations, which allows for better generalizations. Furthermore, we extend the basic algorithm with
additional optimizations such as our reachability optimization from Section 3.4.
QBF as a game. Synthesis can be seen as a game between two players: the system controlling the outputs and
trying to satisfy the specification, and the environment controlling the inputs and trying to violate the specification.
Similarly, QBF solving can also be seen as a game between two players: one player controls the existentially quan-
tified variables and tries to satisfy the formula, the other player controls the universal variables and tries to falsify
the formula. This idea is followed by Janota et al. [50] in the QBF solver RAReQS. Following the principle of
counterexample-guided refinement of solution candidates, it uses two competing SAT solvers to build a QBF solver:
one SAT solver computes candidates in the form of assignments to existential variables, the other one refutes them
with assignments for the universal variables. We followed the same principle when traversing from our QBF-based
synthesis algorithm to SAT solver based algorithms (cp. Algorithm 6 with Algorithm 9). However, we apply the idea
on the level of the synthesis algorithm rather than for realizing individual QBF solver calls. This allows for additional
optimizations. Another connection to this work is in coming to the same conclusion, namely that solving quantified
problems with SAT solvers instead of QBF solvers can be beneficial.
SMT-based bounded synthesis. Bounded synthesis [18] by Finkbeiner and Schewe has the objective of synthe-
sizing a reactive system from a given Linear Temporal Logic (LTL) [11] specification. First, the LTL specification ϕ
is transformed into a (universal co-Bu¨chi tree) automaton. A given system implementation satisfies ϕ if there exists a
special annotation that maps each (automaton state, system state)-pair to a natural number. The idea is now to search
for such an annotation and a system implementation simultaneously using an SMT solver: An upper bound on the sys-
tem size is fixed but the system behavior is left open by using uninterpreted functions for the transition relation and the
definition of the system outputs. Along with the annotations, the SMT solver then searches for concrete realizations
of these uninterpreted functions. In case of unsatisfiability, the bound on the system size is increased until a solution
is found. Although this synthesis approach is also SAT-based, it is quite different from the algorithms presented in
this thesis. The basic philosophy of enumerating constraints that have to be satisfied by the final solution is similar to
our template-based approach and our reduction to EPR, though.
Parameterized synthesis. The tool PARTY [90] uses SMT-based bounded synthesis to solve the parameterized
synthesis problem [91], which asks to synthesize systems with a parametric number of isomorphic components. The
approach is based on so-called cutoffs [92], saying that the verification of parametric systems with an arbitrary number
of isomorphic components can be reduced to the verification of systems with a fixed size (the cutoff size) if the
specification has a certain structure.
Controller synthesis using uninterpreted functions. Hofferek et al. [93, 94, 95] present an approach to synthe-
size controllers for aspects that are hard to engineer in concurrent systems. A sequential reference implementation
acts as a specification. Uninterpreted functions are used to abstract complex datapath elements. Interpolation over
SMT formulas is used as the core technology for computing a controller implementation. This includes a method
to compute multiple interpolants from a single unsatisfiability proof [94]. The approach is implemented in the tool
Suraq [96]. While there are similarities with our interpolation-based algorithms, we apply interpolation on the propo-
sitional level, we do not use abstraction using uninterpreted functions, and we compute one interpolant after the other.
These differences appear to be interesting directions for future work, though.
62
6.2. Other Reactive Synthesis Approaches and Tools
BDDs can be considered as the dominant data structure for symbolic synthesis algorithms. However, there are
also other alternatives.
Antichains. Given a set of partially ordered elements, an antichain is a subset of elements that are all pairwise
incomparable. Just like BDDs, antichains can be used as compact representations of large state sets: for a given partial
order among states, an antichain represents the set of all states that are less than or equal to one antichain element
with respect to the partial order. Besides decision procedures for satisfiability, antichains provide another successful
alternative to BDDs in synthesis [10, 97, 98]. The following paragraphs describe such approaches in more detail.
Antichains for LTL synthesis. Filiot et al. [10] present a synthesis approach for LTL specifications that uses
antichains as data structure. It translates the specification into a (universal co-Bu¨chi word) automaton and enforces
that the rejecting states of the automaton are visited at most n times. This effectively gives a safety game and is thus
similar to bounded synthesis [18] as discussed earlier. The approach has been implemented in the tool Acacia+ [81].
While the similarities to our work are small, the procedure of reducing LTL specifications to safety games can be
used to apply our SAT-based synthesis methods also to LTL specifications. In fact, this approach was followed in the
SyntComp competition to translate LTL benchmarks into safety specifications automatically [21].
Antichains for synthesis with imperfect information. In certain settings, the system to be synthesized may
not be able to observe all internals of other components. Synthesis algorithms for imperfect information address this
issue. Raskin et al. [97] present algorithms to determine the realizability of such synthesis problems using antichains.
Berwanger et al. [98] extend this work by proposing a method to also extract winning strategies for parity games with
imperfect information. This approach has been implemented in the tool Alpaga [99]. As an optimization, this tool
uses BDDs to represent antichains in such a way that efficient quantification is possible.
Explicit representations. The tool Lily [82] synthesizes reactive systems from LTL specifications by a serious of
automata transformations that are based on work by Kupferman and Vardi [100].16 A witness to the non-emptiness
of the final (nondeterministic Bu¨chi tree) automaton constitutes an implementation of the original specification. Job-
stmann and Bloem [82] present a multitude of optimizations to improve the performance of this approach. Lily
implements them on top of Wring [101]. Lily does not represent automata symbolically but operates on explicit
representations. The similarities to our SAT-based synthesis algorithms are thus rather small.
BDD-based tools. We only give a brief and incomplete overview of BDD-based synthesis tools and approaches.
Anzu [102] is a BDD-based synthesis tool for GR(1) specifications [16]. It has later been reimplemented in Ratsy [83].
The same synthesis algorithm is also implemented in the BDD-based tools slugs, gr1c, and NuGAT, which is a game
solver built on top of the model checker NuSMV [103]. Unbeast [9] is a tool for synthesis from LTL specifications
that also builds on the principle of bounded synthesis [18]. The reduction from LTL to safety games is similar to that
by Filiot et al. [10] but the resulting safety game is solved using BDDs instead of antichains. Except for our own
submission Demiurge, all tools that competed in the SyntComp 2014 competition [21] are BDD-based. This includes
AbsSynthe [13], which has been used as a baseline for comparison in our experimental results, Basil by Ru¨diger
Ehlers, realizer by Leander Tentrup, and the Simple BDD Solver by Leonid Ryzhyk and Adam Walker.
7. Conclusions
Chapter 3 and 4 already discussed the strengths and weaknesses of the different algorithms and optimizations while
they were presented. Moreover, Section 5.5 summarized the most important conclusions that can be drawn from our
experiments. In this section, we will not repeat this discussion but rather focus on the most important conclusions
from a high-level point of view. This will also form the basis to our suggestions for future work.
Exploiting solver features. In contrast to verification, decision procedures that can only give a yes/no answer are
of no use in synthesis. Fortunately, many decision procedures for satisfiability are based on the search for satisfying
structures. These artifacts can in turn be used to build an implementation for a given specification in synthesis. Modern
SAT-, QBF- and SMT solvers offer additional features that can be exploited in synthesis as well. This includes the
16Similar to the antichain-based approach by Filiot et al. [10] and the bounded synthesis approach by Finkbeiner and Schewe [18], the LTL
specification is translated into a universal universal co-Bu¨chi tree automaton first. Following an approach by Kupferman and Vardi [100], this
automaton is then translated into an alternating weak tree automaton and further on to a nondeterministic Bu¨chi tree automaton.
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computation of unsatisfiable cores, which can be used to generalize discovered facts. Another example is incremental
solving, which can be used to answer sequences of similar queries much more efficiently. Our synthesis algorithms
utilize such solver features by design, which turned out to be crucial for being competitive with BDDs.
Counterexample-guided refinement. The algorithmic principle of refining solution candidates iteratively based
on counterexamples turned out to be a good match with decision procedures for satisfiability. We used this concept
in two flavors: query learning and Counterexample-Guided Inductive Synthesis (CEGIS). Our extension of CEGIS
outperformed QBF solving in our template-based approach. Overall, query learning combined with SAT solving
proved to be our best approach in our synthesis experiments. This applies both to the first step of computing a winning
strategy as well as to the second step of constructing a circuit. In the second step, query learning also produced circuits
that were smaller by more than one order of magnitude on average compared to other techniques such as interpolation,
QBF certification, or the BDD-based cofactor approach. This suggests that query learning performs well at exploiting
available implementation freedom.
Handling quantifiers. The game-based approach to synthesis inherently involves dealing with both universal
and existential quantifiers. The support for both quantifiers is also among the reasons for the sustained success of
BDDs in reactive synthesis. When switching from BDDs to decision procedures for satisfiability, one could thus
expect that QBF solvers are the most suitable choice. Yet, in our experiments, our algorithms using plain SAT
solving outperformed the QBF-based algorithms significantly, even though (often far) more solver calls are necessary
to compensate for the lack of universal quantifiers. Our heuristic for quantifier expansion reduces this amount of
iterations at the cost of larger formulas for the SAT solver, which gives a speedup of one more order of magnitude.
This suggests that the current state in QBF solving is still lacking behind its potential, at least for the specific kinds
of QBF problems we encounter in our synthesis algorithms. However, considering that QBF is still a rather young
research discipline compared to SAT, this situation may change in the future.
More expressive logics. The scalability of our approach based on reduction to EPR, which is a more expressive
logic, is even worse than when using QBF in our experiments. Together with the statement from the previous para-
graph, this suggests that breaking the synthesis problem into simple solver queries in a lean logic is a better strategy
than delegating bigger chunks of the problem to the underlying solver.
Parallelizability. Since our satisfiability-based methods for reactive synthesis mostly break the synthesis problem
down to many small solver queries that do not crucially depend on each other, they are also well suited for fine-grained
application-level parallelization. This stands in contrast to symbolic algorithms realized with BDDs, which are often
intrinsically hard to parallelize [104]. We presented parallelizations that do not only exploit hardware parallelism but
also combine different (variants of) algorithms in different threads. This way, we achieved average speedups of around
one order of magnitude with only three threads.
Outperforming BDDs. Due to our heuristics and optimizations, careful utilization of solver features, and our
parallelization, our satisfiability-based methods managed to outperform a BDD-based synthesis tool by more than
one order of magnitude regarding execution time, and even two orders of magnitude regarding circuit size on average
in our experiments. Our parallelization is even competitive with AbsSynthe, a highly optimized state-of-the-art tool
implementing advanced optimizations such as abstraction/refinement. These results confirm that decision procedures
for the satisfiability of formulas can indeed be used to build scalable synthesis algorithms.
There is no silver bullet. Despite the excellent performance results we achieved on average in our experiments, we
observed that different techniques perform well on different classes of benchmarks. We thus see our main contribution
in extending the portfolio of available synthesis approaches with new algorithms that complement existing techniques.
Safety specifications. Our reactive synthesis algorithms operate on safety specifications. Many of the bench-
marks used in our experimental evaluation originally contained liveness properties that have been translated to safety
specifications by imposing fixed bounds on the reaction time. While choosing low bounds for the reaction time (such
that the specification is still realizable) can have the advantage of producing systems that react faster, the translation
may have a negative performance impact compared to handling liveness properties directly in the synthesis algorithm.
8. Future Work
Our suggestions for future work in satisfiability-based reactive synthesis range from improvements in the under-
lying reasoning engines up to extensions for different classes of specifications.
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QBF preprocessing. While our QBF-based synthesis algorithms were not among the best solutions in our exper-
iments, we still observed that using incremental QBF solving and QBF preprocessing both can have a very positive
performance impact. Researching ways to combine these techniques therefore seems to be a particularly promising
direction to support the success of QBF in synthesis. Furthermore, in our circuit computation method based on QBF
certification, preprocessing could not be applied because existing tools only preserve satisfying assignments for exis-
tentially quantified variables [55], but are in general not certificate preserving. Research on such certificate-preserving
preprocessing solutions could thus boost the performance of QBF certification (not only) in synthesis.
Solver parameters. We used all solvers with default parameters in our experiments. It is not unlikely that a solid
speedup can be achieved by tuning solver parameters to the specific kinds of decision problems encountered in our
algorithms. For instance, our algorithms based on SAT solving usually make huge amounts of rather simple queries.
Yet, the default parameters of the SAT solvers may be tuned to more complex instances from SAT competitions.
Other logics. Our approach based on reduction to EPR did not perform well in our experiments. For this reason,
we did not explore the alternative of using DQBF instead. Yet, recent progress [71, 72, 105, 106] in theory and tools
for DQBF makes this approach interesting as well.
Computing multiple interpolants. Some of our methods to compute circuits from given strategies are based on
interpolation. As mentioned in Section 6.1, it would be interesting to also implement the approach by Hofferek et
al. [94] for computing multiple interpolants from a single proof.
Reachability optimization. Our reachability optimization is rather simplistic and still has a very positive perfor-
mance impact. Other variants may thus yield even bigger speedups. In particular, our reachability optimization avoids
the explicit computation of an over-approximation of the reachable states. Exploring this option based on existing
work in verification [68] can be worthwhile.
Parallelization. Our parallelized synthesis method demonstrates that parallelization is easily possible and benefi-
cial for our SAT-based synthesis algorithms. However, it is in no way optimal. First, there is a plethora of possibilities
to combine different algorithms, optimizations and solver configurations in different threads. Second, there are nu-
merous ways for exchanging information between threads. A thorough exploration of possibilities is still to be done.
AIGER as symbolic data structure. Another alternative to BDDs is to use AIGER circuits as a data structure for
formulas. Boolean connectives (∧,∨,→, . . .) are easy to realize by adding gates accordingly. Universal and existential
quantification can be realized by expansion. Circuit simplification techniques as implemented in ABC [67] can be
applied to reduce the size of the symbolic representation after applying operations (similar to variable reordering
in BDDs). A SAT solver can be used for equivalence or inclusion checks. In contrast to BDDs, such a symbolic
representation is not canonical. It may thus be more compact in cases where BDDs explode in size (see Section 2.2.1).
Specification preprocessing. Inspired by the formidable performance impact of preprocessing in QBF solving,
research on preprocessing techniques for specifications in synthesis can be another angle from which the scalability
issue can be tackled. For specifications defined as AIGER circuits, one first idea would be to develop heuristics for
identifying auxiliary variables (outputs of AND-inverter gates defining the transition relation) that can be controlled
fully and independently by either the system or the environment. As a simple example, some auxiliary variable t may
be defined as a function over some vector it ⊆ i of uncontrollable inputs, and the inputs it are used nowhere else. Such
auxiliary variables can be replaced by new controllable or uncontrollable inputs, and their respective cone of influence
can be removed. Another idea is to detect monotonic dependencies of the error output on inputs or latches and to
replace them with constants. Existing techniques for circuit simplification can also be applied, of course.
Other specifications. Our satisfiability-based synthesis algorithms operate on safety specifications. A natural
point for future work is thus to extend them to other types of specifications. Interesting cases would include reach-
ability specifications (some states must be visited at least once), Bu¨chi specifications (some states must be visited
infinitely often), or even GR(1) [16]. Our methods to compute a circuit from a given strategy are rather agnostic
against the specification from which the strategy has been constructed. Here, future work would mostly be in working
out an efficient implementation. For the computation of strategies, the situation is different though. Learning-based
algorithms are not difficult to define for other specification formats in principle. If and how they can be applied
efficiently remains to be explored, though.
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